



SYSTEMS CONCEPTS

520 THIRD STREET SAN FRANCISCO, CALIFORNIA 94107

DIGITAL SYNTHESIZER
PRELIMINARY
ENGINEERING DRAWINGS
VOLUME 1

Proprietary Information


The drawings and specifications herein are property of Systems Concepts, Inc., and shall not be reproduced or copied or used in whole or in part for the manufacture or sale of products, without prior written permission.

TELEPHONE: 415-442-1500

TWX: 910-372-6062


Exh. SC2

SFE; ANALOG



NOTES:
 01 ONLY ONE CURRENT SOURCE
 02 DATA SHEETS DELIVERED N1500
 03 DATA OBTAINED BY TESTING 7000


SFE; ANALOG 2



SYSTEMS CONCEPTS
SAN FRANCISCO, CALIFORNIA
DIGITAL SYNTHESIZER
UNIT
ANALOG OUTPUT
REV. 1.1.68
7-6701


SWB; GENA1

PTF=1



SWB; GENA2


PTF=1



SYSTEMS CONCEPTS
DIGITAL SYNTHESIZER
GENERATORS
GENA (GENERIC)


SWB; GENB1

PTF=1




SFE; GENC

PTF=1




SFE; FILTER
PTF = 1




SFE; FLTA2

PTF=1




SFE; FILTB1
PTF=1



SYSTEMS CONCEPTS
SAN FRANCISCO, CALIFORNIA
DIGITAL SYNTHESIZER
MODIFIERS
FILTB (GENERIC)
1110.0 P10 P101 P102


SFE; FILTER

PTF=1




DM; MULT

PTF=1




SFE; SUM 1
PTF=1



SFE; SUM2


PTF=1



SYSTEMS CONCEPTS	
SAN FRANCISCO, CALIFORNIA	
DIGITAL SYNTHESIZER	
SUM MEMORY	
SUM (GENERIC)	
REV. 1	REV. 2
REV. 3	REV. 4
REV. 5	REV. 6
REV. 7	REV. 8
REV. 9	REV. 10


SRE, MISCA1

PTF=1




SRE; MISCA2

PTF=1




BG; M15CB1

PTF=1




BG; MIS CB2

PTF=1




SWB: DMD1
PTF=1



SYSTEMS CONCEPTS
 DIGITAL SYNTHESIZER
 DELAY MEMORY
 DMD (GENERIC)
 1120.0


SWTB; DMD 2

PTF = 1





DXM; DEMEM I

BIT 21 = \emptyset




DXM; DE MEM 2
 BIT 21 = \emptyset



SYSTEMS CONCEPTS			
1111 SAN FRANCISCO, CALIFORNIA			
SYSTEM DIGITAL SYNTHESIZER			
UNIT			
NAME DELAY MEMORY			
REV	DATE	BY	APP'D
5181	1/27/64	J. J. J.	W. J. J.
00014			


DM; INTF1
PTF=1




SYSTEMS CONCEPTS
SAN FRANCISCO, CALIFORNIA
DIGITAL SYNTHESIZER
GENERIC INTERFACE
INTF (GENERIC)
1970

DM; INTF2

PTF=1




SWB, TEN-1
PTF-1




SYSTEMS CONCEPTS
DIGITAL SYNTHESIZER
PDP-10 INTERFACE
TEN1 (GENERIC)
JAN 1978
V1.0

DXM; CLK GEN




1111	SYSTEMS CONCEPTS
1111	SAN FRANCISCO, CALIFORNIA
1111	DIGITAL SYNTHESIZER
1111	CLOCK LOGIC
1111	CLOCK GENERATION
1111	1173
1111	1173
1111	1173
1111	1173

SRE; CLKDST




DXM; CLKCNT




SYSTEMS CONCEPTS
 DAVID P. HARRIS, CALIFORNIA
DIGITAL SYNTHESIZER
CLOCK LOGIC
CLOCK COUNTING
 1968

DXM, GENANC




SYSTEMS CONCEPTS
 GEN & ANALOG CONTROL
 UNIT
 GEN & ANALOG CONTROL
 UNIT
 GEN & ANALOG CONTROL
 UNIT

BG; GENAC




SRE; GENBCC




SYSTEMS CONCEPTS
 117 AND PASCADORS, CALIFORNIA
 DIGITAL SYNTHESIZER
 GENB & GENB CONTROL
 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200

SWB; GENM1




SYSTEMS CONCEPTS			
11111 SAN FRANCISCO, CALIFORNIA			
ELM01 DIGITAL SYNTHESIZER			
REV GEN MISCELLANEOUS			
REV 1			
DATE	BY	CHK	APP
SEP 68	WJ	WJ	WJ
741000			

SWB; GENM2




DXM; FILTER 1




SYSTEMS CONCEPTS	
DR. FRANCISCO, CALIFORNIA	
DIGITAL SYNTHESIZER	
UNIT FILTER CONTROL	
REV	1
DATE	11/00
BY	F. J. [unclear]
CHECKED BY	[unclear]
APPROVED BY	[unclear]

DXM; FLTAC2




DXM; FILT BC




SYSTEMS CONCEPTS				
SAN FRANCISCO, CALIFORNIA				
DIGITAL SYNTHESIZER				
FILT CONTROL				
REV	DATE	BY	CHK	APP
1	11/01	JMS	JMS	JMS

DXM; FILTM1




DXM; FILATM 2




SYSTEMS CONCEPTS
 SAN FRANCISCO, CALIFORNIA
 DIGITAL SYNTHESIZER
 FILM MISCELLANEOUS
 REV 2
 1192

SWB; SUM C




DXM; SUMADD




SYSTEMS CONCEPTS			
SAN FRANCISCO, CALIFORNIA			
DESIGN: DIGITAL SYNTHESIZER			
UNIT: SUM ADDRESSING			
REV: 1103	DATE: 11/68	BY: J. P. ROOP	APP: J. P. ROOP


BG; DMDC



SWB; INTFC1




SWB; INTFC 2




SYSTEMS CONCEPTS
 11111 SAN FRANCISCO, CALIFORNIA
DIGITAL SYNTHESIZER
INTF CONTROL
 SWB
 2
 11/50 11/50 11/50 11/50 11/50

SWB; COMDEC




BG; MEMTC




SYSTEMS CONCEPTS		
1111	000	210010
DIGITAL SYNTHESIZER		
TENTH CONTROL		
MEM BUS CTRL		
100	1100	1110000
1100	1110	1111000
1110	1111	1111100
1111	1111	1111110
1111	1111	1111111

SWB; IOBC




SRE; TMISC




SYSTEMS CONCEPTS			
11111 ONE FIFTEENTH, CALIFORNIA			
SYSTEM DIGITAL SYNTHESIZER			
UNIT TENI CONTROL			
PART MISCELLANEOUS			
REV 1.100	DATE	REV 0000	DATE

DxM; MDIAG 1







SYSTEMS CONCEPTS
 SAN FRANCISCO, CALIFORNIA
 DIGITAL SYNTHESIZER
 MISC DIAGNOSTICS
 1107

DXM; MDIAG2




SYSTEMS CONCEPTS
 SAN FRANCISCO, CALIFORNIA
 DIGITAL SYNTHESIZER
 UNIT MISC DIAGNOSTICS
 7410-0
 1967

RLS: IOCB1







SYSTEMS CONCEPTS				
SAN FRANCISCO, CALIFORNIA				
DIGITAL SYSTEMS				
IOCB 1/0 BUS CABLE 01				
REV	DATE	BY	CHKD	APP'D

RLS; IOBC B2







SYNCHRO CONCEPTS			
11111 SAN FRANCISCO, CALIFORNIA			
SYNCHRO DIGITAL COMMUNICATIONS			
SERIAL I/O BUS CABLE 02			
REV			
REV	DATE	BY	APP
001	1/10/70	WJ	WJ

RLS; MEMCB1









RLS; MEMCB2



SYSTEMS CONCEPTS	
SAN FRANCISCO, CALIFORNIA	
DIGITAL SYNTHESIZER	
MEMORY COILS 12	
REV	DATE
1102	761205

RLS; PMTCB



SYSTEMS CONCEPTS
 SAN FRANCISCO, CALIFORNIA
 DIGITAL SYNTHESIZER
 PORT NUM. TTL CABLES
 DATE: _____
 BY: _____