

BIT-SLICE



3 1259 00246 7228

DAVID STEINGART and RODNAY ZAKS

SYBEX

EUROPE:

313 RUE LECOURBE, 75015 - PARIS, FRANCE
TEL: (1) 828-2502 TELEX 200858

U.S.A.:

510 GRIZZLY PEAK BLVD., BERKELEY, CALIFORNIA 94708
TEL: (415) 526-2748 TELEX 336311

Copyright © 1976 SYBEX. All rights reserved.

2nd edition

Every effort has been made to supply complete and accurate information. However, Sybex assumes no responsibility for its use; nor any infringements of patents or other rights of third parties which would result. No license is granted by the equipment manufacturers under any patent or patent rights. Manufacturers reserve the right to change circuitry at any time without notice.

Copyrighted material reprinted by permission.

SYBEX

CONTENTS

INTRODUCTION

1. BRIEF HISTORY OF CPU DESIGN
2. BIT-SLICE PRINCIPLES
3. BIT-SLICE IN DETAIL - BUILDING WITH BIT-SLICE DEVICES
4. OTHER BIT-SLICE DEVICES
5. BIT-SLICE APPLICATIONS
6. DEVELOPMENT AIDS
7. CONCLUSION
8. APPENDICES

SYBEX

0. INTRODUCTION

SYBEX

INTRODUCTION

THE PURPOSES OF THIS COURSE :

1. TO EXPLAIN :
 WHAT BIT - SLICE DEVICES DO
 WHY BIT - SLICE DEVICES EXIST
2. TO DEMONSTRATE IN DETAIL THE PROCEDURE FOR
 DESIGNING WITH BIT - SLICE DEVICES
3. TO SURVEY THE BIT - SLICE DEVICES ON THE MARKET
4. TO SURVEY THE RANGE OF APPLICATIONS OF BIT - SLICE
 DEVICES.

SYBEX

BASIC CONCEPTS

THIS COURSE EXPLORES TOPICS IN THESE AREAS :

1. CENTRAL PROCESSOR ARCHITECTURES
2. PROGRAMMING AND MICROPROGRAMMING
3. LARGE SCALE INTEGRATION (LSI)
4. BIT - SLICE ARCHITECTURE
5. PROGRAMMED LOGIC ARRAYS (PLA'S)
6. COMPUTER ARITHMETIC
7. EMULATION
8. SPECIAL FUNCTION PROCESSOR ARCHITECTURES

SYBEX

DEFINITIONS

CENTRAL PROCESSOR : THE PART OF A COMPUTER THAT TRANSFORMS DATA,
MAKES DECISIONS.

- USUALLY COMPRISES REGISTERS, ARITHMETIC - LOGICAL
UNIT, AND CONTROL LOGIC


PROGRAM : THE DATA WHICH ULTIMATELY CONTROLS THE ACTIONS
OF THE CENTRAL PROCESSOR

- USUALLY COMPRISES SEQUENCE OF INSTRUCTION
WORDS IN MEMORY

MICROPROGRAM : A FIXED SEQUENCE OF INSTRUCTION WORDS WHICH
CONTROL THE GATES OF A PROCESSOR. A MICROPROGRAM
SEQUENCE IS INVOKED BY A SINGLE INSTRUCTION
OF THE (MACRO)PROGRAM.

SYBEX

RELATIONSHIP OF PROGRAM, MICROPROGRAM, AND CPU



SYBEX

DEFINITIONS (CONTINUED)

- LARGE SCALE INTEGRATION : THE TECHNOLOGY OF ASSEMBLING CIRCUITS OF ONE THOUSAND OR MORE GATES ON A SINGLE CHIP (E.G., MICROCOMPUTERS, ROMS & RAMS, BIT - SLICE DEVICES)
- BIT - SLICE ARCHITECTURE : THE INTERCONNECTIONS OF LOGICAL ELEMENTS WITHIN THE BIT - SLICE CHIP
- PROGRAMMED LOGIC ARRAY : AN LSI DEVICE FOR REPLACING DISCRETE LOGIC NETWORKS BY PERFORMING THEIR LOGICAL EQUIVALENTS THROUGH MATRIX MAPPING
- COMPUTER ARITHMETIC : THE ALGORITHMS (PROGRAM STEPS) BY WHICH COMPUTERS PERFORM NUMERICAL CALCULATIONS

SYBEX

DEFINITIONS (CONTINUED)

EMULATION : THE PROGRAMMING OF A COMPUTER TO MAKE IT INTERPRET THE INSTRUCTION SET OF ANOTHER COMPUTER

- MOST OFTEN : MICROPROGRAMMED EMULATION -
A MAJOR APPLICATION OF BIT -SLICE DEVICES

SPECIAL FUNCTION PROCESSES : COMPUTERS DESIGNED EXCLUSIVELY FOR SPECIFIC APPLICATIONS (E.G., I / O DEVICE CONTROLLERS, TEXT HANDLERS)

SYBEX

1. BRIEF HISTORY OF CPU DESIGN

SYBEX

CPU DESIGN EVOLUTION

BIT - SLICE TECHNOLOGY

A STEP IN CPU DESIGN EVOLUTION ?

OR

A SEMICONDUCTOR INDUSTRY BY - PRODUCT ?

SYBEX

EVOLUTION

DEFINITIONS -

HORIZONTAL STRUCTURES ARE CIRCUITS
FORMING THE DATA WORD
CONTROLLING

REGISTERS

ADDERS

COMPARATORS

MEMORY REGISTERS

VERTICAL STRUCTURES ARE CIRCUITS
FORMING THE DATA PATH
CONTROLLING

BUSSES

ADDRESS SELECTION

MULTIPLEXING

SYBEX

EVOLUTION

CPU DESIGN HAS EVOLVED FROM


HORIZONTAL DEVELOPMENT

TO

VERTICAL DEVELOPMENT

SYBEX

HORIZONTAL MACHINE ORGANIZATION



SYBEX

EVOLUTION

CPU DESIGN FOR MATHEMATICAL APPLICATIONS
EMPHASIZED HORIZONTAL ENHANCEMENTS

1. WIDER DATA WORDS
2. POWERFUL ARITHMETIC FUNCTIONS
3. FASTER ALU PROPAGATE TIMES
TO COMPENSATE FOR WIDER DATA

VERTICAL ORGANIZATION IS THE SAME IN MOST MACHINES
FROM PDP - 1 TO CDC 7600

SYBEX

EVOLUTION

NEW APPLICATIONS BROUGHT NEW CPU DESIGN PHILOSOPHY

DATA STRUCTURE APPLICATIONS

FILE SYSTEMS

ASSEMBLERS

COMPILERS

TEXT EDITORS

COMMUNICATION SYSTEMS

NON-ARITHMETIC LANGUAGES: LISP

SYBEX

EVOLUTION

DATA STRUCTURE PROBLEMS ARE

WORD ORDER TRANSFORMATIONS. . .

WORD ORDER TRANSFORMATIONS ARE ACCOMPLISHED BY

DATA PATH MANIPULATIONS. . .

THEY ARE A FUNCTION OF THE VERTICAL STRUCTURE OF THE CPU

SYBEX

EVOLUTION

EXAMPLES OF DATA STRUCTURING PROBLEMS :

PARSING

FILE MOVEMENT

FILE EDITING

LINK - LIST BUILDING

STACK MANIPULATION

STRING EDITING

SYBEX

EVOLUTION

FUNCTIONAL DEMANDS CHANGED →

CPU STRUCTURAL DESIGN EVOLVED


HORIZONTAL → VERTICAL

EXAMPLE: FORTRAN → LISP

IBM 7090 → DEC PDP - 6

SYBEX

DEC PDP - 6 ROUGHLY



SYBEX

EVOLUTION - PDP - 6

PDP - 6 FEATURES

DOUBLE ADDRESSING
(REGISTER TO REGISTER OPERATIONS)

20₈ ACCUMULATORS

AUTOMATED STRING MOVES

(VARIABLE LENGTH BYTE OPERATIONS)

PDP - 6 ARCHITECTURE IS PRECURSOR OF BIT SLICE ARCHITECTURE

SYBEX

EVOLUTION - MACHINE POPULATION

SATURATION OF "NUMBER CRUNCHER" MARKET

GROWTH OF MINI-COMPUTER MARKET

RAPID ENHANCEMENT OF MINI-COMPUTERS

1. AUGMENTED REGISTER ADDRESSING (REG-TO-REG OPS)
2. AUGMENTED BYTE AND VECTOR HANDLING (BLTR)
3. CONTEXT SWITCHING
4. FASTER CYCLE TIMES FOR NON ARITHMETIC TRANSFER

BIU LITTLE OR NO ARITHMETIC AUGMENTATION

STANDARDIZED LENGTH 12 OR 16 BITS

SYBEX

EVOLUTION: SUMMARY

THE COMPUTER MARKET NOW DEMANDS
VERTICAL POWER AND FLEXIBILITY
AT THE EXPENSE OF
HORIZONTAL POWER

VERTICAL

REGISTER SPACE
COMPREHENSIVE BUSSING
ITERATIVE DATA TRANSFERS
TRANSFER CYCLE TIME

HORIZONTAL

WORD WIDTH
ARITHMETIC FUNCTIONS
FAST PROPAGATE TIMES

SYBEX

2. BIT-SLICE PRINCIPLES

SYBEX

BIT SLICE PRINCIPLES

LARGE SCALE INTEGRATION BROUGHT TWO DEVELOPMENTS

1. TOTALLY INTEGRATED MICRO COMPUTERS
2. INTEGRATED BLOCKS OF ARCHITECTURE
FOR LARGER COMPUTERS

LIMITATIONS OF CURRENT LSI

1. LOWER DENSITY FOR HIGH SPEED LOGIC
2. HIGHER DISSIPATION FOR HIGH SPEED LOGIC
3. PIN COUNT LIMITS

SYBEX

WHY THE BIT SLICE?

LSI DESIGNERS HAD TWO CHOICES

HORIZONTAL PARTITIONING

WIDE REGISTERS

WIDE MULTIPLEXERS

WIDE ALUs

VERTICAL PARTITIONING


BIT WIDE SLICES OF THE
ENTIRE DATA PATH OF CPU

SYBEX

WHY THE BIT SLICE?

HORIZONTAL LSI COMPONENTS (HYPOTHETICAL)

1. 16 BIT DUAL PORT REGISTER



~100 GATES

48 DATA PINS

3 CONTROL PINS

2 POWER PINS

2 GATES PER PIN

53 PINS

SYBEX

WHY THE BIT SLICE?

OTHER HYPOTHETICAL HORIZONTAL LSI COMPONENTS


2. 16 BIT FAST ALU ~400 GATES / 53 PINS: ~8 GATES / PIN
3. 16 BIT 3:1 MULTIPLEXER <100 GATES / 68 PINS: 1½ GATES / PINS

THESE ARE NOT TECHNICALLY LSI

HORIZONTAL STRUCTURES ARE PIN LIMITED TO MSI

SYBEX

HYPOTHETICAL ONE-BIT-WIDE SLICE



WHY THE BIT SLICE?

ASSUME 16 REGISTERS:

300 GATES / 23 PINS

OR

13 GATES PER PIN

MULTIPLYING SLICES ADDS 2 PINS PER SLICE:

EXTERNAL INPUT, EXTERNAL OUTPUT

MULTIPLYING SLICES ADDS 200 GATES PER SLICE

EXAMPLE 8 BIT SLICE 1700 GATES

39 PINS

43 GATES / PIN

SYBEX

OTHER FACTORS FAVORING VERTICAL INTEGRATION

SPEED:

EXTERNAL CONNECTIONS INCREASE
CAPACITANCE → DECREASE SPEED

DISSIPATION:

$T^2 L$ COMPATIBLE DRIVE REQUIRED EXTERNAL
TO CHIP -- 10mW (5V 2mA)
INTERNAL DISSIPATION PER GATE TYPICALLY
1.2 - 1.4mW: LOW POWER SHOTTKY
100 MICROWATTS: $I^2 L$ (TI SBP0400)

BIT SLICE STRATEGY:

MAXIMIZE INTERNAL VERTICAL INTERCONNECTIONS
AT THE EXPENSE OF EXTERNAL HORIZONTAL INTERCONNECTIONS

SYBEX

BIT-SLICE DEVICES

1974: THE COMMERCIAL BIRTH YEAR OF BIT-SLICE

NATIONAL SEMICONDUCTOR	IMP SERIES
INTEL	3000 SERIES

SINCE THEN

MONOLITHIC MEMORIES	5700/6700 SERIES
ADVANCED MICRO DEVICES	2900 SERIES
MOTOROLA 10800	
TEXAS SBP0400	

AND SECOND SOURCES IN U.S. AND EUROPE

SYBEX

BIT SLICE APPLICATIONS

BIT SLICE DEVICES ARE TO DESIGNERS IN 1976
WHAT MSI WAS TO DESIGNERS IN 1973

BIT SLICE DEVICES ARE FOUND IN PRODUCTION
MODELS OF PROTOTYPES OF

POPULAR MINI COMPUTERS

FLOATING POINT ADD-ONS

HIGH SPEED I/O ADAPTERS: DISK & COMMUNICATIONS

SPECIAL FUNCTION BOXES: FFT, NAVIGATION

SPECIAL ARCHITECTURES: DISTRIBUTED PROCESSOR DESIGNS

SYBEX

A BIT SLICE DEVICE IS NOT A MICROPROCESSOR

	BIT-SLICE	LSI MICRO	BIT-SLICE ADD-ONS
ALU	X	X	
SHIFT	X	X	
REGISTERS	X	X	
REGISTER SELECTION	X	X	
INPUT TO BUS	X	X	
OUTPUT FROM BUS	X	X	
MICRO INSTRUCTION SEQUENCING		X	X
MEMORY ADDRESSING		X	X
ALU + SHIFT CONTROL		X	X
I/O CONTROL		X	X

SYBEX

BIT SLICE PRINCIPLES: SUMMARY

BIT-SLICE DEVICES

ARE VERTICAL STRUCTURES:
2 OR 4/N^{THS} OF THE DATA PATH.
CIRCUITRY OF AN N-BIT PROCESSOR

HAVE NO CONTROL LOGIC -
CONTROL SIGNALS ARE SUPPLIED FROM EXTERNAL CONTROLLER CHIPS


ARE INTENDED FOR FAST APPLICATIONS
CYCLE SPEEDS BETTER THAN SHOTTKY MSI EQUIVALENTS

ARE NOT INTENDED FOR MINIMUM COST
APPLICATIONS

MUCH EXTERNAL LOGIC REQUIRED

SYBEX

BIT-SLICE SYSTEM




3. BIT-SLICE IN DETAIL:

BUILDING WITH BIT-SLICE DEVICES

SYBEX

AM 2901 BIT-SLICE PHOTOMICROGRAPH

3-0



A BIT SLICE DEVICE IN DETAIL

A D V A N C E D M I C R O D E V I C E S 2 9 0 1

F E A T U R E S

4 BIT SLICE

16 WORD TWO PORT RAM

8 FUNCTION ALU

INDEPENDENT SHIFT

FOUR STATUS FLAGS


9-BIT CONTROL MICRO-INSTRUCTION

BIPOLAR: LOW POWER SHOTTKY IMPLEMENTATION

MIN 105 NS CLOCK FOR COMMERCIAL VERSION

SYBEX

AMD 2901 BLOCK DIAGRAM



AMD 2901 - BUS STRUCTURE

ALU INPUT SOURCES

<u>R</u> BUS		<u>ABR</u>	<u>S</u> BUS		<u>ABR</u>
1.	RAM A-LATCH (1 OF 16 REGISTERS)	A	1.	RAM A-LATCH (1 OF 16 REGISTERS)	A
2.	DIRECT DATA INPUTS	D	2.	RAM B-LATCH (1 OF 16 REGISTERS)	B
AND INHIBIT			3.	Q - REGISTER	Q
(FOR ON BUS)		∅	AND INHIBIT		
			(FOR ON BUS)		∅

SYBEX

AMD 2901 - BUS STRUCTURE

A L U O U T P U T - F B U S D E S T I N A T I O N S

1. CHIP OUTPUT (Y BUS) MULTIPLEXER
2. Q REGISTER MULTIPLEXER
3. SHIFTER/RAM MULTIPLEXER

O T H E R P A T H S

1. A-LATCH TO Y-MULTIPLEXER
2. Q-REGISTER OUTPUT TO Q REGISTER MULTIPLEXER

INPUTS { SHIFT LEFT
 { SHIFT RIGHT

SYBEX

AMD 2901 - FLAGS AND STATUS OUTPUT

O T H E R D A T A O U T P U T

1. CARRY GENERATE \bar{G}
2. CARRY PROPAGATE \bar{P}
3. CARRY OUT C
4. OVERFLOW ($C_{n+3} \rightarrow C_{n+4}$) OVR
5. F-BUS = \emptyset F = 0
6. F-BUS MSB (SIGNBIT) F_3
7. RAM SHIFT LEFT OUT (SHARED)
8. RAM SHIFT RIGHT OUT (SHARED)
9. Q-REG SHIFT LEFT OUT (SHARED)
10. Q-REG SHIFT RIGHT OUT (SHARED)

SYBEX

AMD 2901 - FLAGS AND STATUS INPUT

O T H E R D A T A I N P U T

1. CARRY IN C_N
2. RAM SHIFT LEFT IN (SHARES WITH RAM SHIFT RIGHT OUT)
3. RAM SHIFT RIGHT IN (SHARES WITH RAM SHIFT LEFT OUT)
4. Q REG SHIFT LEFT IN (SHARES Q SHIFT RIGHT OUT)
5. Q REG SHIFT RIGHT IN (SHARES Q SHIFT LEFT OUT)

SYBEX

AMD 2901 - CHIP CONTROL

AREAS OF CONTROL


1. ALU INPUTS R AND S
2. ALU FUNCTIONS
3. Y BUS MUX, Y BUS OUTPUT ENABLE
4. RAM SHIFT MULTIPLEXER
5. RAM A ADDRESS
6. RAM B ADDRESS
7. Q-REGISTER MULTIPLEXER

PLUS CLOCK

SYBEX

AMD 2901 - CONTROL WORD

CONTROL WORD FORMAT 9 BIT



1. ALU SOURCE CONTROL

	<u>I₂</u>	<u>I₁</u>	<u>I₀</u>	<u>R</u>	<u>S</u>
000	0			A	Q
001	1			A	B
010	2			0	Q
011	3			0	B
100	4			0	A
101	5			D	A
110	6			D	Q
111	7			D	0

SYBEX

AMD 2901 - CONTROL WORD

2. ALU FUNCTION CONTROL

<u>I₅ I₄ I₃</u>	<u>ALU FUNCTION</u>	<u>SYMBOL</u>
0	R PLUS S	R + S
1	S MINUS R	S - R
2	R MINUS S	R - S
3	R OR S	R V S
4	R AND S	R \wedge S
5	\bar{R} AND S	\bar{R} \wedge S
6	R X OR S	R ∇ S
7	R X NOR S	$\overline{(R \nabla S)}$

SYBEX

AMD 2901 - CONTROL WORD

3. DESTINATION CONTROL

<u>I_{0,7,6}</u>	<u>RAM SHIFT</u>	<u>RAM LOAD</u>	<u>Q SHIFT</u>	<u>Q LOAD</u>	<u>Y OUTPUT</u>
0			NO	$F_{\phi-3}$	F
1					F
2	NO	$F_{\phi-3}$			A
3	NO	$F_{\phi-3}$			F
4	LEFT $(F_{\phi} \rightarrow RLO)$	F_{1-3}, RLI	LEFT $(Q_{\phi} \rightarrow QLO)$	Q_{1-3}, QLI	F
5	LEFT $(F_{\phi} \rightarrow RLO)$	F_{1-3}, RLI			F
6	RIGHT $(F_{\phi} \rightarrow RRO)$	$F_{\phi-2}, RRI$	RIGHT $(Q_{\phi} \rightarrow QRO)$	$Q_{\phi-2}, QRI$	F
7	RIGHT $(F_{\phi} \rightarrow RRO)$	$F_{\phi-2}, RRI$			F

SYBEX

AMD 2901 - ALU FUNCTIONS

BY CONTROL OF $I_4 - I_5$ AND C_N THE AM2901 PERFORMS THE FOLLOWING ARITHMETIC FUNCTIONS IN ONE STEP

I_{5-3}, I_{2-0}		$C_N = 0$	$C_N = 1$
0	0	ADD $A + Q$	ADD PLUS ONE $A + Q + 1$
	1	$A + B$	$A + B + 1$
	5	$D + A$	$D + A + 1$
	6	$D + Q$	$D + Q + 1$
0	2	PASS Q	INCREMENT $Q + 1$
	3	B	$B = 1$
	4	A	$A = 1$
	7	D	$D = 1$
1	2	DECREMENT $Q - 1$	PASS Q
1	3	$B - 1$	B
1	4	$A - 1$	A
2	7	$D - 1$	D

SYBEX

AMD 2901 - ALU FUNCTIONS CONTINUED


I_{5-3} , I_{2-0}	CN		CN = 1	
2	2	ONES COMPL.	- Q - 1	TWOS COMP. -Q
2	3		- B - 1	(NEGATE) -B
2	4		- A - 1	-A
1	7		- D - 1	-D
<hr/>				
1	0	SUBTRACT	Q - A - 1	Q - A
1	1	ONES COMPL.	B - A - 1	B - A
1	5		A - D - 1	A - D
1	6		Q - D - 1	Q - D
2	0		A - Q - 1	A - Q
2	1		A - B - 1	A - B
2	5		D - A - 1	D - A
2	6		D - Q - 1	D - Q

SYBEX

AMD 2901 CONTROL


9 BIT CONTROL WORD PROVIDES ALL CHIP CONTROL
EXCEPT RAM ADDRESSING

RAM ADDRESSING




AMD 2901 TIMING

TIMING IS PROVIDED BY A SINGLE CLOCK 105ns



AMD 2901: TIMING CONTINUED

EXTERNAL SIGNAL TIMING REQUIREMENTS



● RAM ADDRESSES ARE THE CRITICAL TIMING SIGNAL

SYBEX

AMD 2901: TIMING TABLES

CYCLE TIME AND CLOCK CHARACTERISTICS

TIME	Am2901DC	Am2901DM
Minimum Read-Modify-Write Cycle Time from selection of A, B registers to end of cycle	105 ns	120 ns
Maximum Clock Frequency to Shift Q Register (50% duty cycle)	9.5 MHz	8.3 MHz
Minimum Clock LOW Time	30 ns	30 ns
Minimum Clock HIGH Time	30 ns	30 ns
Minimum Clock Period	105 ns	120 ns

GUARANTEED OPERATING CONDITIONS

Tables I, II, and III below define the timing requirements of the Am2901 in a system. The Am2901 is guaranteed to function correctly over the operating range when used within the delay and set up time constraints of these tables for the appropriate device type. The tables are divided into three types of parameters: clock characteristics, combinational delays from inputs to outputs, and set-up and hold time requirements. The latter table defines the time prior to the end of the cycle (i.e., clock LOW-to-HIGH transition) that each input must be stable to guarantee that the correct data is written into one of the internal registers.

The performance of the Am2901 within the limits of these tables is guaranteed by the testing defined as "Group A, Subgroup 9" Electrical Testing. For a copy of the tests and limits used for subgroup 9, contact Advanced Micro Devices' Product Marketing.

TABLE II
MAXIMUM COMBINATIONAL PROPAGATION DELAYS (all in ns, $C_L \leq 15pF$)

From Input \ To Output	Am2901DC								Am2901DM							
	Y	F ₃	C _{n+4}	G, F	F=0 R _L =470	OVR	RO, LO		Y	F ₃	C _{n+4}	G, F	F=0 R _L =470	OVR	RO, LO	
							RAM	O							RAM	O
Clock	115	85	100	100	110	95	105	60	125	95	110	110	120	105	115	65
A, B	110	85	80	80	110	75	110	-	120	95	90	90	120	85	120	-
D	100	70	70	70	100	60	60	-	110	80	75	75	110	65	65	-
C _n	55	35	30	-	50	40	55	-	60	40	30	-	55	45	60	-
I ₀₁₂	85	65	65	65	80	65	80	-	90	70	70	70	85	70	85	-
I ₃₄₅	70	55	60	60	70	60	65	-	75	60	65	65	75	65	70	-
I ₆₇₈	55	-	-	-	-	-	45	45	60	-	-	-	-	-	50	50
OE Enable/Disable	40/25	-	-	-	-	-	-	-	40/25	-	-	-	-	-	-	-
A bypassing ALU (I = 2xx)	60	-	-	-	-	-	-	-	65	-	-	-	-	-	-	-

SET-UP AND HOLD TIMES (minimum cycles from each input) time prior to the clock until the hold time after the clock. The set-up times allow sufficient time to perform the correct operation on the correct data so that the correct ALU data can be written into one of the registers.

Set-up and hold times are defined relative to the clock LOW-to-HIGH edge. Inputs must be steady at all times from the set-up

time prior to the clock until the hold time after the clock. The set-up times allow sufficient time to perform the correct operation on the correct data so that the correct ALU data can be written into one of the registers.

TABLE III
Set-Up and Hold Times (all in ns) (Note 1)

From Input	Notes	Am2901DC		Am2901DM	
		Set-Up Time	Hold Time	Set-Up Time	Hold Time
A, B Source	2, 3, 4	105 $t_{pwL} + 30$	0	120 $t_{pwL} + 30$	0
B Dest.	2, 4	$t_{pwL} + 15$	0	$t_{pwL} + 15$	0
D		100	0	110	0
C _n		55	0	60	0
I ₀₁₂		85	0	90	0
I ₃₄₅		70	0	75	0
I ₆₇₈	4	$t_{pwL} + 15$	0	$t_{pwL} + 15$	0
R _{1, L1} (RAM or O)		30	0	30	0

- Notes: 1. See Figure 11 and 12.
 2. If the B address is used as a source operand, allow for the "A, B source" set-up time. If it is used only for the destination address, use the "B dest." set-up time.
 3. Where two numbers are shown, both must be met.
 4. " t_{pwL} " is the clock LOW time.

AMD 2901: OTHER DATA

E L E C T R I C A L

1. 5.0 VOLT SUPPLY
2. 185 MA CURRENT TYPICAL - 280 MAX (1.4 WATTS)

T E M P E R A T U R E

COMMERCIAL 0°C TO +70°C / 4.75V TO 5.25V / 105_{ns}

MILITARY -55°C TO +125°C / 4.50 TO 5.50V / 120_{ns}

P H Y S I C A L

40 PIN DUAL IN-LINE PACKAGE (ALL PINS USED)

.2.000 INCHES MY .580 INCHES

SYBEX


BIT SLICE APPLICATION: CASCADING 2901s

S I M P L E C A S C A D I N G

R I P P L E C A R R Y

S H I F T O F F E N D S O R E N D A R O U N D S H I F T

E X A M P L E : 1 6 B I T C P U



RS = RAM L/R I RS' = RAM R/O/L I
 QS = QREG L/R I QS' = QREG R/O/L I
 ABI = A0-3 B0-3 I0-8

SYBEX


SIMPLE CASCADE — TIMING IMPLICATIONS

CLOCK RATE MUST ACCOMODATE WORST CASE TIMING

FULL 16 BIT RIPPLE CARRY

CRITICAL TIMES

CLOCK	T_0	$C_N + 4 = 100\text{ns}$
A, B	T_0	$C_N + 4 = 80\text{ns}$
C_N	T_0	$C_N + 4 = 30\text{ns}$
C_N	T_0	RAM RO/LO (LAST OUTPUT) = 55ns



SYBEX

AMD 2901 SIMPLE CASCADE TIMING

SHIFT OF END - CLOCK RATE

REGISTER SET UP + CARRY DELAYS + LAST OUTPUT DELAY

$$20 + 140 + 55 = 215\text{ns}$$

END AROUND SHIFT

ADD SHIFT IN + GATING

$$215 + 30 + 15 = 260\text{ns}$$

MINIMUM CLOCK FOR A PRACTICAL 16-BIT RIPPLE CPU

$$CP = 260\text{ns}$$

SYBEX


AMD 2901: LOOK AHEAD CASCADE

GENERATE AND PROPAGATE OUTPUTS

DESIGNED FOR STANDARD LOOK AHEAD
AM 2902/ 74S182

SIMULTANEOUS WITH C_{N+4} OUTPUT

CONFIGURATION FOR 16 BIT CPU



SYBEX

AMD 2901: LOOK AHEAD CASCADE TIMING

CRITICAL TIMES


CI TO AM2902 C_1 C_2 C_3 = 10ns

ABI TO G,P = 100ns

CLK TO G,P = 80ns

CI TO RAM RO/LO = 55ns

SHIFT IN SETUP = 30ns



SYBEX

AMD 2901 LOOK AHEAD CASCADE TIMING

MINIMUM CLOCK WITH LOOK - AHEAD/ WITHOUT SHIFT AROUND

CP = 165ns

MINIMUM CLOCK WITH LOOK - AHEAD AND SHIFT AROUND

CP = 210ns

LOOK AHEAD CIRCUITRY GAINS 50ns PER CYCLE FOR 16 BIT CPU

GAINS INCREASE AS WORD WIDTH INCREASES

EXAMPLE: 48 BIT RIPPLE CP = 500ns

 48 BIT LOOK - AHEAD CP = 240ns .

SYBEX

AMD 2901 RIPPLE VERSUS LOOK-AHEAD

	RIPPLE	LOOK - AHEAD
16 - BIT SIMPLE SHIFT	215	165
16 - BIT END AROUND	260	210
48 - BIT SIMPLE SHIFT	455	195
48 - BIT END AROUND	500	240

FORMULAE FOR N BIT SIMPLE SHIFT

RIPPLE: $CP = 155 + 30 ((N/4) - 2)$ ns

LOOK AHEAD: $CP = 155 + 10 L$ ns

WHERE L = LENGTH OF 74S182'S CASCADE

ADD 30 PLUS GATING FOR END AROUND SHIFT

SYBEX



BLANK

SYBEX

USING THE BIT-SLICE DEVICE

AN ARRAY OF BIT SLICE DEVICES FORMS A PROCESSING UNIT.

AN ALGORITHM IS A SEQUENCE OF STEPS PERFORMED BY THE PROCESSING UNIT.

ALGORITHMS MAY ORIGINATE FROM

MACRO-PROGRAMS

MICRO-PROGRAMS

LOGIC


THE INSTRUCTION AND REGISTER ADDRESS LOGIC OF THE BIT SLICE ARRAY

DETERMINE THE FINAL FORMAT OF CONTROL FOR A GIVEN ALGORITHM.

SYBEX

A MULTIPLY ALGORITHM FOR A 16-BIT 2901 CPU

CONFIGURATION - 16 BITS (WITH OR WITHOUT LOOKAHEAD)



MULTIPLY ALGORITHM


EXT	SOURCE	FUNCTION	DESTINATION	A	B	
J → D	D, 0	D V 0	B		0	LOAD MULTIPLIER R 0
K → D	D, 0	D V 0	B		1	LOAD MULTIPLICAND R 1
	0, A	0 V A	Q	0		MOVE J TO Q-REG
	0, B	0 ^ B	B		3	CLEAR R 3
MULTEST ENA ← 1	0, B OR* A, B	0/A + B, SHIFT LEFT	B	1	3	ADD MULTIPLICAND TO R 3 IF LSB OF Q IS ONE. THEN SHIFT LEFT COMBINED PRODUCT R 3 (NOTE TIMING QLO)
REPEAT 15 TIMES						
MULTEST ENA ← 1	0, B OR* A, B	B - 0/A, SHIFT LEFT	B	1	3	TRIAL SUBTRACT AND GATING OF SIGN INTO MSB OF R 3
MULTEST ENA ← 0	0, Q	0 V Q	B		2	STORE PRODUCT L.O FROM Q TO R 2

* $I_{2,1,0} = 0$, $I_{1,0} = (\text{MULTESTENA} \wedge \text{QLO})$, $1 = 001/011$

SYBEX

BIT-SLICE ARRAY: SEQUENCING

MULTIPLY ALGORITHM: 21 INSTRUCTION STEPS
 (16 BIT RIPPLE 260 NS 16 BIT LOOK AHEAD 210 NS)



CONTROL FOR 21 STEPS
 SEQUENCE DATA IS CALLED

MICRO SEQUENCE
 MICRO PROGRAM
 MACRO PROGRAM

FOR THE MULTIPLY CONFIGURATION 21 x 18 BITS


I ₄₋₈	A ₄₋₃	B ₄₋₃	MUL TEST
------------------	------------------	------------------	-------------

SYBEX


BIT SLICE ARRAY SEQUENCING TECHNIQUES

VARIOUS METHODS OF APPLYING SEQUENCE DATA TO DEVICE INPUTS

LOGIC




ROM




SYBEX

BIT SLICE ARRAY SEQUENCING TECHNIQUES

MEMORY AND LOGIC



MEMORY, LOGIC AND ROM



BIT SLICE ARRAY SEQUENCING TECHNIQUES

3-32

LOGIC ONLY (HARDWARE PROCESSOR)

FAST, EXPENSIVE, INFLEXIBLE, FROZEN

ROM ONLY (MICROSEQUENCED PROCESSOR)

FAST, INEXPENSIVE, FLEXIBLE, FROZEN

MEMORY AND LOGIC (PROGRAMMED PROCESSOR)

SLOW, EXPENSIVE, FLEXIBLE, PROGRAMMABLE

MEMORY, LOGIC, AND ROM (MICROPROGRAMMED PROCESSOR)

FAST, INEXPENSIVE (?), FLEXIBLE, PROGRAMMABLE

--THE LAST CATEGORY COVERS ALMOST EVERY MACHINE MARKETED SINCE ROMS AND
MSI BECAME COMMERCIAL

SYBEX


BIT SLICE MICROPROGRAM SEQUENCERS

CONTROL ROM INSTRUCTION SOURCE

MAY CONTROL BIT SLICE STATUS AND SHIFT LINES

MAY CONTROL ANCILLARY LOGIC

SIMPLEST FORM



LOADS ADDRESS REGISTER FROM EXTERNAL DATA

INCREMENTS ADDRESS REGISTER

SYBEX

AMD 2909 MICRO SEQUENCER

3-34

4 BIT SLICE CASCADABLE TO ANY WIDTH

ADDRESS REGISTER

FOUR DEEP PUSH DOWN STACK WITH PUSH/POP CONTROL

MICRO PROGRAM COUNTER REGISTER

ADDRESS INCREMENTER

DIRECT ADDRESS REGISTER INPUT

MULTIPLEXER DATA INPUT

OR'ED DATA INPUT


28 PIN PACK

AMD 2911 SAME EXCEPT NO OR'ED INPUTS, DATA AND ADDRESS INPUTS SHARED

20 PIN PACK

SYBEX

AMD 2909 MICROPROGRAM SEQUENCER



SYBEX

AMD 2909 MICROPROGRAM SEQUENCER CONTROL

3-36

THE SEQUENCER ALSO CONTROLS THE MICROPROGRAM TO ITSELF.

M I C R O S E Q U E N C E R C O N T R O L I N P U T S

<u>S₁ S₀</u>	<u>A D D R E S S S O U R C E S E L E C T I O N</u>
0	μ P C
1	A R
2	S T K \emptyset
3	D _i

$\overline{F}E, PUP$ S T A C K C O N T R O L

1 -	N O C H A N G E
0 1	I N C R E M E N T S T K P T R , P U S H μ P C \rightarrow S T K \emptyset
0 0	D E C R E M E N T S T K P T R (P O P)

$\overline{R}E$ E N A B L E A D D R E S S R E G I S T E R

SYBEX


AMD 2901, 2909 MICROPROGRAM INSTRUCTION

EVERY MICROINSTRUCTION MUST CONTAIN:

1. BIT SLICE ARRAY CONTROL
2. ARRAY ANCILLARY LOGIC CONTROL
SHIFT END AROUND
MULTIPLY TEST ENABLE
3. MICRO SEQUENCER CONTROL
4. MICROPROGRAM BRANCH ADDRESSING
5. SEQUENCER ANCILLARY LOGIC CONTROL
CONDITIONAL TESTS
MICRO LOOP COUNTER
6. PROCESSOR BUS CONTROL
MEMORY
I/O
INSTRUCTION DECODE

SYBEX

MICROPROGRAMMED 16-BIT PROCESSOR WITH AMD 2901/2909



BLANK

SYBEX

SELECTING MICROPROGRAM STORAGE - ROM

TWO CRITERIA

1. SIZE
2. SPEED

OTHER CRITERIA

1. PROM AVAILABLE
2. SECOND SOURCE

SIZE: EXAMPLE

IF TOTAL ROM SPACE REQUIRED 256 WORDS x 48 BITS

CHOICE 256 x 4 TWELVE REQUIRED

256 x 8 SIX REQUIRED (HALF BOARD SPACE)

BUT SLIGHT TIME PENALTY


SYBEX

ROM SELECTION AND USE


SPEED OF CHIP

ROMS/	SIGNETICS 825229	256x4	TA = 50ns
	SIGNETICS 825214	256x8	TA = 60ns
PROMS/	SIGNETICS 825129	256x4	TA = 50ns
	SIGNETICS 825114	256x8	TA = 60ns

SPEED IN SYSTEM (SERIAL)



± FROM COMPLETION OF CYCLE



SYBEX


BUFFERED OPERATION (PIPELINING)

INSTEAD OF SERIAL OPERATION OF THE SEQ → ROM → ARRAY

BUFFERED OPERATION


ARRAY AND SEQ/ROM CONTROL IN PARALLEL

ARRAY LAGS ONE STEP BEHIND SEQ/ROM



SYBEX

BUFFERED SYSTEM TIMING



* THROUGH BUFFER DELAY $\sim 15\text{ns}$ (AM 2918) / ALLOW 20ns

ADVANTAGES

210ns VERSUS 290ns

NON-CRITICAL SEQUENCER AND ROM TIMINGS

ALLOWS MORE LOGIC IN CONTROL CIRCUITS

ALLOWS SLOWER ROMS

DISADVANTAGES

REQUIRES BUFFER

"INITIATE/EXECUTE OFFSET"

SYBEX

INITIATE/EXECUTE OFFSET PROBLEMS

THE BUFFERED ARCHITECTURE REQUIRES

SEQUENCER/ROM TO INITIATE $i + 1$ WHILE ARRAY IS EXECUTING

(NOTE: THE MICRO-INSTRUCTION i IN THE BUFFER IS CONDITIONING THE SEQUENCER DURING THE INITIATION OF $i + 1$.)

CONSEQUENCES:

1. IF THE OUTCOME OF INSTRUCTION i MUST CONDITION $i + 1$ ADDRESS
THEN $i + 1$ MUST BE DELAYED ONE CYCLE
2. IF A BRANCH IS TO BE EXECUTED IN CYCLE AFTER INSTRUCTION i
THEN THE NEW ADDRESS MUST BE AVAILABLE TO SEQUENCER AT BEGINNING OF i
3. IF INSTRUCTION i IS LAST IN A LOOP
THEN LOOP COUNTER MUST BE DECREMENTED DURING $i - 1$

SYBEX

CONDITION TESTS - FOR 2901/2909 CPU

<u>CONDITIONS TO BE TESTED</u>	<u>TIME AVAILABLE</u>
FROM ARRAY: CARRY	END CYCLE \downarrow
OVR	END CYCLE \downarrow
SIGN	END CYCLE \downarrow
F=0	END CYCLE \downarrow
FROM LOOP CTR: CTR=0	BEGIN. CYCLE \downarrow
OTHERS: BUS ACCESS	ASYNCHRONOUS
INTERRUPT	ASYNCHRONOUS

SYBEX

CONDITION MICROINSTRUCTION SEQUENCING

AN "ABORT" FACILITY IS REQUIRED

CYCLE	<u>1</u>	<u>2</u>	<u>3</u>	<u>1'</u>	<u>2'</u>
EXECUTE	i	ABORTED	$i(\text{BR})$	i	$i+1$
FETCH	$i+1$	$i(\text{BR})$	$i(\text{BR})+1$	$i+1$	$i+2$
CONDITION	T_i ($\rightarrow \text{BR}$)	-	-	OR F_i $\neg(\rightarrow \text{BR})$	-
ABORT NEXT CYCLE EXECUTE?	YES	(NO)	(NO)	(NO)	(NO)

NOTE:

CONDITIONS AVAILABLE END CYCLE $1/1'$

ABORT DECISION MADE EARLY IN CYCLE $2/2'$


EXECUTION OF $i+1$ IN PROGRESS DURING CYCLE 2


SYBEX


EXECUTION ABORT

DEFINITION

AN INSTRUCTION IS ABORTED IF PREVENTED
FROM ALTERING REGISTER OR CONDITION STATES.

NOTE: ALL 2901/2909 REGISTERS AND FLAGS ENABLES
ON CLOCK 
(RAM LATCHES MAY BE DISREGARDED)


ABORT IS ACCOMPLISHED BY PREVENTING 
FOR GIVEN INSTRUCTION
IMPLEMENTATION



SYBEX

EXECUTION ABORT TIMING

ABORT SIGNAL MUST STABILIZE BEFORE CLKHL


**SYBEX**

CONDITIONAL TEST IMPLEMENTATION USING 2909

TEST AND BRANCH IN INSTRUCTION i (EXAMPLE P.63)

BRANCH ADDRESS AND TEST MUST BE LATCHED

DURING $i + 1$. (USE ADR REG IN 2909s FOR BR)




CONDITIONAL TEST IMPLEMENTATIONS USING 2909

A L T E R N A T I V E

TEST AND BRANCH IN INSTRUCTION $\zeta + 1$

FLAGS OF INSTRUCTION ζ ARE LATCHED

TEST FIELD AND BRANCH ADDRESS GATED FROM
BUFFER DURING $\zeta + 1$ (USE 2909 D_{0-7} INPUTS)



SYBEX

COMPARISON OF BRANCH/TEST IMPLEMENTATIONS

FAR-REACHING IMPLICATIONS:

BRANCH/TEST IN i

ADVANTAGES

- CLEANER, MORE COMPACT PROGRAM
- GREATER PARALLELISM (OVERLAP OF TEST AND EXECUTION OF $i+1$ IF TEST FAILS)
- CLEANER TIMING (BUFFERED ADDRESS LOOP)

DISADVANTAGES

- WIDER ROM WORD
- EXTRA CHIP FOR TEST LATCH

BRANCH/TEST IN $i+1$

ADVANTAGES

- ENCODED MICROINSTRUCTION SAVES ROM WIDTH
- LEAVES 2909 ADR. REGISTER FREE FOR LOOP IMPLEMENTATION
- LESS HARDWARE (NO TEST LATCHES - ONE CHIP)


DISADVANTAGES

- LESS COMPACT MICROPROGRAM
- LESS PARALLELISM
- 1. NO OVERLAP OF TEST
- 2. EXTRA INSTRUCTION FOR BRANCHES AND RETURNS
- 3. EXTRA STEP FOR INITIALIZING LOOP RETURNS



SYBEX

COMPARISON OF MICRO INSTRUCTION FORMATS

BRANCH IN *i*



BRANCH/TEST IN *i+1*



SYBEX

COMPARISON: SUMMARY

1. BRANCH/TEST IN i

FASTER BUT MORE EXPENSIVE
FEWER ROM WORDS/WIDER FIELD

2. BRANCH/TEST IN $i+1$

CHEAPER BUT SLOWER
MORE WORDS/NARROWER FIELD

HOW TO DECIDE

IF SPEED IS CRUCIAL -- CHOOSE 1

IF COST IS CRUCIAL: PROBABLY BIT SLICES AREN'T THE RIGHT TECHNOLOGY

IF SPACE IS CRUCIAL THEN CHOOSE 2

IE THE LACK OF MICROPROGRAM COMPACTNESS DOESN'T
FORCE THE ADDITION OF ANOTHER BANK OF ROMS



THE APPLICATION MUST DECIDE

SYBEX

CONDITIONAL LOGIC TIMING REQUIREMENTS

T I M I N G: ASSUME 210 NS CLOCK WITH $T_L = 50$
 ASSUME 20 NS CLK-ABORT \rightarrow CLK'

C O N D I T I O N A L L O G I C M U S T

1. GENERATE ABORT SIGNAL BEFORE CLK 
 $210 \text{ NS} - T_L - \text{DELAY} = 140 \text{ NS}$
2. GENERATE S_0 TO SELECT BRANCH ADDRESS
 IN TIME FOR: ROM OUT \rightarrow BUFFER AT 
 $210 \text{ NS} - (\text{SEQUENCER DELAY} + \text{ROM DELAY})$
 $(S_1, S_0 \rightarrow Y_i)$
 $210 \text{ NS} - (20 \text{ NS} + 60 \text{ NS}) = 130 \text{ NS}$

ASSUME 20 NS LATCH/BUFFER DELAY AT START OF CYCLE
 MAX CONDITIONAL LOGIC DELAY = 110 NS

SYBEX

BRANCHING OPERATIONS DEFINITION

ASSUME BRANCH/TEST IN INSTRUCTION (48 BIT IMPLEMENTATION)

I - FIELD B/L = 0 (BRANCH)

BR: 	SYMBOL	2909 ACTION	S ₁	2909 PINS S ₀	FE	PUP	ABORT
0	-	μPC TO ROM ADR	0	0	1	x	NO
1	BR	AR TO ROM ADR	0	1	1	x	YES
2	PUSH BR	AR TO ROM ADR μPC TO STK	0	1	0	1	YES
3	POPRET	STK0 TO ROM ADR	1	0	0	0	YES

PLUS LOOP RETURN (SPECIFIED IN LP FIELD)

-	LPRET	BRANCH/DO-7 TO ROM ADR FIELD	1	1	1	x	NO!
---	-------	---------------------------------	---	---	---	---	-----

AND INTERRUPT (AUTOMATED)

-	INTERRUPT	INT.ADR/D0-7 TO ROM ADR μPC TO STK	1	1	0	1	NO
---	-----------	---------------------------------------	---	---	---	---	----

PRIORITY : LOOP RETURN > LITERAL/BROPS > INTERRUPTS

SYBEX

LOOP RETURN MICRO COMMANDS

LR

LD	TD
----	----

LD: LOAD LOOP COUNTER 0 = NOP/1 = LOAD

TD: TEST AND DECREMENT 0 = NOP/1 = TEST LPCTR ≠ ∅ ?

BRANCH IF TRUE

DECREMENT IF TRUE

NOP IF FALSE

TIMING:

UNLIKE ALU TESTS, LOOP CTR ≠ ∅ IS AVAILABLE AT START OF CYCLE
BRANCH ADDRESS IN INSTRUCTION BUFFER DURING

1. GATED INTO 2909 D INPUT IF COUNTER ≠ ∅
2. IGNORED OTHERWISE

NO ABORT IS REQUIRED

A CYCLE IS SAVED IN EACH ITERATION

SYBEX

LOOP RETURN TIMING


ASSUME A MICROPROGRAM LOOP

i_{lp} /FIRST INSTRUCTION

⋮


i_t /... TD = 1, BR. ADDR = i_{lp} /END OF LOOP

i_{t+1} /NEXT INSTRUCTION



SYBEX

BRANCH/TEST CONTROL LOGIC



SYBEX

BRANCH LOGIC IMPLEMENTATION

THE LOGIC IN THE BOX CAN BE PERFORMED BY

8 CHIPS DISCRETE LOGIC

OR 1 ROM 512 x 8

OR 1 PLA 14(16) x 48 x 8

METHOD	SPEED	PINS*	COMPARISON			INPUT
			DISSIPATION	COST	SPACE	EXPANSION
8 CHIPS L.S.	40 NS	8 x 16 = 128	8 x 50 mW = 400 mW	\$8	4 IN ²	NO
1 ROM 512 x 8	60 NS	24	700 mW	\$15	1 IN ²	NO
1 PLA (48)	50 NS	24/28	600 mW	PROM (\$33) \$20?	1 IN ²	YES (5 SIGNALS)

*RELIABILITY AND BOARD COMPLEXITY

**HIGHLY UNPREDICTABLE

SYBEX

P.L.A. REVIEW

P.L.A. IS A THREE STAGE ARRAY

FUNCTION STAGE 1: PRODUCTS OF INPUT TERMS

$$P_n = K_{n,\phi} \cdot i_\phi \wedge K_{n,1} \cdot i_1 \wedge K_{n,2} \cdot i_2 \wedge \dots$$


WHERE $K_{n,m} = 1, \phi, -1$ SUCH THAT $1 \cdot i = i$

$\phi \cdot i = \text{UNDEFINED (I.E. NO TERM)}$


$-1 \cdot i = \overline{i}$

$n = 0, 1, 2, \dots$

K IS A MATRIX




WHICH MAPS ONTO



SYBEX

CIRCUIT OF PRODUCT (STAGE 1) MATRIX



AT EACH INTERSECTION AT LEAST ONE FUSE MUST BE BLOWN

STANDARD INPUTS I_y : 14 OR 16

PRODUCTS P_x : 48 OR 96

SYBEX

PLA STAGE 2: SUMMATION


FUNCTION STAGE 2 : SUMMATION OF PRODUCT TERMS

$$S'_r = J_{r,\phi} \cdot P_\phi \vee J_{r,1} \cdot P_1 \vee J_{r,2} \cdot P_2 \vee \dots$$


WHERE $J_{r,s} = 1, \emptyset$ SUCH THAT $1 \cdot P = P$

$\emptyset \cdot P = \text{UNDEFINED (I.E. NO TERM)}$

J IS A MATRIX



WHICH MAPS ONTO



NOTE: STAGE 3 FUNCTION -- NEGATION OF SUM TERMS

$$S_r = L_r S'_r$$


WHERE $L_r = 1, -1$ SUCH THAT $1 S' = S'$

$$-1 S' = \overline{S'}$$

SYBEX

CIRCUIT OF SUMMATION (STAGE 2) MATRIX

3-64



SYBEX

PLA CHARACTERISTICS

3-65

THREE STANDARD CONFIGURATION

14 INPUTS 48 PRODUCTS 8 OUTPUTS (PLA, FPLA)

16 INPUTS 48 PRODUCTS 8 OUTPUTS (PLA, FPLA)

14 INPUTS 96 PRODUCTS 8 OUTPUTS (PLA ONLY)

AVAILABLE OC OR TRI-STATE OUTPUT, OUT ENABLE

RANGE OF SPEED 50 NS - 100 NS

DISSIPATION: EXAMPLE (SIGNETICS 82S101 16 x 48 x 8 FPLA 50 NS)

600 MW

24 OR 28 PIN PACKS

PROGRAMMING: SPECIFY J,K,L MATRICES BY PAPERTAPE OR CARDS

PLA: FACTORY MASKED

FPLA: FIELD PROGRAMMABLE WITH FUSE BLOWER

SYBEX

PLA MASK CODING: CARDS OR TAPE

PROGRAM TABLE OF SAMPLE DEVICE

ADVANCED LOGIC DESIGNED BY SIGNETICS

NONE (FREE SAM EX-OR, MUX, ADD)

82S1001/01

IEN YOU LIKE

USE LOGIC APPLICATIONS

1

REV

TOTAL NUMBER OF PARTS

PROGRAM TABLE #

PROGRAM TABLE ENTRIES																					
INPUT VARIABLE						OUTPUT FUNCTION						OUTPUT ACTIVE LEVEL									
I _n	I _m	DON'T CARE			PROD. TERM PRESENT IN F _n		PROD. TERM NOT PRESENT IN F _n				ACTIVE HIGH		ACTIVE LOW								
H	L	- (dash)			A		• (period)				H		L								
NOTE Enter (-) for unused inputs of used P-terms						NOTES 1) Entries independent of output polarity 2) Enter (A) for unused outputs of used P-terms						NOTES 1) Polarity programmed once only 2) Enter (H) for all unused outputs									

PRODUCT TERM*														ACTIVE LEVEL																				
INPUT VARIABLE														OUTPUT FUNCTION*																				
NO.	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0	L	L	L	L	L	L	L	L	L	L	H	H	H	H	H			
	5	4	3	2	1	0											7	6	5	4	3	2	1	0										
0	-	-	-	-	-	L	-	H	-	-	-	-	-	-	-	H	•	•	•	A	•	•	•	A										
1	-	-	-	-	-	L	L	H	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
2	-	-	-	-	-	L	-	H	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
3	-	-	-	-	-	L	L	H	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
4	-	-	-	-	-	L	-	H	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
5	-	-	-	-	-	L	L	H	-	H	-	-	-	-	-	-	•	A	•	•	•	•	A	•	•	•	•	•	•	•	•	•	•	•
30	-	-	-	-	-	L	-	H	-	-	-	-	-	-	-	-	A	•	•	•	A	•	•	•										
31	-	-	-	-	-	L	L	H	H	-	-	-	-	-	-	-	A	•	•	•	A	•	•	•										
32	-	-	-	-	-	L	-	H	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
33	-	-	-	-	-	H	L	-	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
34	-	-	-	-	-	H	H	L	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
35	-	-	-	-	-	H	H	L	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
36	-	-	-	-	-	L	-	H	L	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
37	-	-	-	-	-	L	-	H	L	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
38	-	-	-	-	-	L	-	H	L	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
39	-	-	-	-	-	L	-	H	L	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
40	-	-	-	-	-	H	L	-	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
41	-	-	-	-	-	H	L	-	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
42	-	-	-	-	-	H	L	-	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
43	-	-	-	-	-	H	L	-	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
44	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
45	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
46	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										
47	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	•	•	•	A	•	•	•	A										

26' LEADER (IC/RI)	CENTRAL	MAIN HEADING	25 IC/RI MIN	SUB HEADING (1)	25 RUBOUTS MIN	PROGRAM TABLE DATA (1)	25 IC/RI MIN	SUB HEADING (1)	25 RUBOUTS MIN	PROGRAM TABLE DATA (1)	CENTRAL	12' TRAILER (IC/RI)
--------------------	---------	--------------	--------------	-----------------	----------------	------------------------	--------------	-----------------	----------------	------------------------	---------	---------------------

START OF DATA TEXT (CONTROL A OR B)

START OF DATA FIELD

ACTIVE LEVEL DATA IDENTIFIER

ACTIVE LEVEL DATA (8 DIGITS, H/L)

START OF DATA FIELD

PRODUCT TERM DATA IDENTIFIER

SPACE (MANDATORY)

PRODUCT TERM NUMBER (2 DECIMAL DIGITS)

START OF DATA FIELD

INPUT VARIABLE DATA IDENTIFIER

INPUT VARIABLE DATA (16 DIGITS, H/L/-)

START OF DATA FIELD

OUTPUT FUNCTION DATA IDENTIFIER

OUTPUT FUNCTION DATA (8 DIGITS, A/•)

INPUT VARIABLE, AND OUTPUT FUNCTION DATA FOR ALL PRODUCT TERMS USED

END OF DATA TEXT (CONTROL C)

STX•A F7f6F5f4f3f2f1f0•P 00•115151413121110918171615141312110•17f6f5f4f3f2f1f0•P01.....F.....P.....F0ETX


Entries for the 3 Data Fields are determined in accordance with the following Table:

INPUT VARIABLE			OUTPUT FUNCTION		OUTPUT ACTIVE LEVEL	
I _n	I _m	DON'T CARE	PROD. TERM PRESENT IN F _n	PROD. TERM NOT PRESENT IN F _n	ACTIVE HIGH	ACTIVE LOW
H	L	- (dash)	A	• (period)	H	L
NOTE Enter (-) for unused inputs of used P-terms			NOTES 1) Entries independent of output polarity 2) Enter (A) for unused outputs of used P-terms		NOTES 1) Polarity programmed once only 2) Enter (H) for all unused outputs	

TWX TAPE CODING FORMAT

*Input and Output fields of unused P-terms can be left

FPLA: FUSIBLE LINK



EITHER FUSE F1 OR F2 IS BLOWN

SYBEX

A TYPICAL FPLA TRUTH TABLE

3-62

STX		*A	LLLLLLLL						
					*P 24	*I	LL---L-----HLL	*F	---A-AA-
					*P 25	*I	LLLHLH-----	*F	A--A-AAA
*P 00	*I	LL---L-----H		*F	-----AA-				
*P 01	*I	LLLLLH-----		*F	A----AAA				
*P 02	*I	HLLLLH-----		*F	AA--AA-				
*P 03	*I	HHLLLH-----		*F	-A---A-				
*P 04	*I	LHLLLH-----H-		*F	--A--AA-				
*P 05	*I	LHLLLH-----HL-		*F	---A-AA-				
*P 06	*I	LHLLLH-----HLL-		*F	---AA-AA-				
*P 07	*I	LHLLLH-----HLLL-		*F	----AAA-				
*P 08	*I	LHLLLH-----HLLLL-		*F	---A-AAA-				
*P 09	*I	LHLLLH-----HLLLLL-		*F	----AAAA-				
*P 10	*I	LHLLLH-----HLLLLLL-		*F	----AAAAA-				
*P 11	*I	LHLLLH-----HLLLLLLL-		*F	-----				
*P 12	*I	LL---L-----HL		*F	--A--AA-				
*P 13	*I	LLHLLH-----		*F	A-A-AAA				
*P 14	*I	HLHLLH-----		*F	AAA-AA-				
*P 15	*I	HHHLLH-----		*F	-AA-A-				
*P 16	*I	LHHLLH-----H--		*F	---A-AA-				
*P 17	*I	LHHLLH-----HL--		*F	---AA-AA-				
*P 18	*I	LHHLLH-----HLL--		*F	----AAA-				
*P 19	*I	LHHLLH-----HLLL--		*F	---A-AAA-				
*P 20	*I	LHHLLH-----HLLLL--		*F	----AAAA-				
*P 21	*I	LHHLLH-----HLLLLL--		*F	----AAAAA-				
*P 22	*I	LHHLLH-----HLLLLLL--		*F	-----				
*P 23	*I	LHHLLH-----HLLLLLLL--		*F	-----				
					*P 26	*I	HLLHLH-----	*F	AA-A-AA-
					*P 27	*I	HHLHLH-----	*F	-A-A-A--
					*P 28	*I	LHLHLH-----H---	*F	--AA-AA-
					*P 29	*I	LHLHLH-----HL---	*F	---AAA-
					*P 30	*I	LHLHLH-----HLL---	*F	---A-AAA-
					*P 31	*I	LHLHLH-----HLLL---	*F	---AAAA-
					*P 32	*I	LHLHLH-----HLLLL---	*F	---AAAAA-
					*P 33	*I	LHLHLH-----HLLLLL---	*F	---AAAAA-
					*P 34	*I	LHLHLH-----HLLLLLL---	*F	---AAAAA-
					*P 35	*I	LHLHLH-----HLLLLLLL---	*F	---AAAAA-
					*P 36	*I	LL---L-----HLLL	*F	---AA-AA-
					*P 37	*I	LLHLLH-----	*F	A-AA-AAA
					*P 38	*I	HLHLLH-----	*F	AAAA-AA-
					*P 39	*I	HHHLLH-----	*F	-AAA-A--
					*P 40	*I	LHHLLH-----H----	*F	---AAA-
					*P 41	*I	LHHLLH-----HLL---	*F	---A-AAA-
					*P 42	*I	LHHLLH-----HLLL---	*F	----AAAA-
					*P 43	*I	LHHLLH-----HLLLL---	*F	----AAAAA-
					*P 44	*I	LHHLLH-----HLLLLL---	*F	----AAAAA-
					*P 45	*I	LHHLLH-----HLLLLLL---	*F	----AAAAA-
					*P 46	*I	LHHLLH-----HLLLLLLL---	*F	----AAAAA-
					*P 47	*I	LHHLLH-----HLLLLLLL--L	*F	-----

ETX

SYBEX

FPLA'S

3-69

	INPUTS	PRODUCT TERMS	OUTPUTS	PINS
A M D	16	48	8	28
INTERSIL	14	48	8	24
MMI	14	48	8	28
SIGNETICS	16	48	8	24

SYBEX

CURRENT PLA'S

3-70

- HUGHES
- INTERSIL
- MMI
- NATIONAL SEMICONDUCTOR
- SIGNETICS

SYBEX


PLA APPLICATIONS

5-71

- SEQUENCING
- ALU CONTROL = MICROINSTRUCTION DECODING
- CODE CONVERSION
- ASC II STANDARD INTERFACE BUS (IEEE 488-1975)
- FAST DECODING (50-100 NS)
- ROM PATCHES


SYBEX

BRANCH CONTROL PLA PRODUCT TERMS



PRODUCT TERMS (18)


CONTROL AND DATA TO 2909 SEQUENCER



SYBEX

MICROPROGRAMMED 16 BIT PROCESSOR WITH AMD 2901/2909

3-75



BUS CONTROL

<u>D BUS SOURCES</u>	<u>CONTROLLED BY</u>
LITERAL → D	B/L = 1
X BUS DATA → D	D BUS _φ = 1
<u>D BUS DESTINATIONS</u>	
D → OP DECODE	ALWAYS ENABLED
D → A/B REG. REGS	D BUS ₁ = 1
D → 2901s	I _{0,1,2}
D → LOOP CTR	LC _{LD} = 1
<u>Y BUS DESTINATIONS</u>	
Y → X BUS DATA	Y BUS _φ = 1
Y → X BUS ADDR/RD	Y BUS _{1,2} = 01
Y → X BUS ADDR WR	Y BUS _{1,2} = 10
Y → X BUS ADDR/OPR *	R BUS _{1,2} = 11


* NOTE: CAUSES PAUSE → INT3 WITH OP

SYBEX

D TO X - BUS LOGIC: DATA TRANSCEIVER

AM 2907 QUAD BUS TRANSCEIVER
TRI STATE RECEIVED OUTPUTS
LATCHED OPERATION
PARITY CHECK / GENERATE

LS 400 MW / 35 NS
20 PIN PACK



SYBEX

INT 1: I/O INTERRUPT GENERATION

3-78


INT1 IS GENERATED BY I/O REQUESTS

WHEN INT1 IS ACKNOWLEDGED THE INT0 VECTOR IS GATED
TO SEQUENCER D INPUTS, μ PC IS STACKED

THE INTERRUPT VECTOR IS THE ADDRESS OF THE MICROPROGRAM
SEQUENCE TO SERVICE THE INTERRUPT

SINGLE LEVEL INTERRUPT SIMPLY FORCES FIXED ADDRESS

PRIORITIZED INTERRUPTS MUST BE SORTED
VECTORS MUST BE GENERATED



SYBEX

VECTORED PRIORITY INTERRUPT ENCODER AM 2914

8 LEVELS


MASKING REGISTER

STATUS FOR LOWEST PERMISSABLE LEVEL

VECTOR OUTPUT

CASCADABLE FOR 8 LEVELS

70 NS DELAY



SYBEX

SUMMARY

16 BIT PROCESSOR EXPLOITS MAXIMUM CAPABILITIES OF THE AMD 2900 BIT SLICE SERIES

MINIMUM CYCLE TIME

POWERFUL MICROINSTRUCTION

HIGH DEGREE OF PARALLELISM

LOOK AHEAD

FETCH PIPELINE

BRANCH PREPARATION (SINGLE INSTRUCTION INTERRUPT SERVICE)

CONDITION TESTING

LOOP COUNTING (SINGLE INSTRUCTION LOOPS)

POWERFUL DATA PATHS

SIGNIFICANT AUTOMATISM

OP CODE VECTORING

LOOP CONTROL

INTERRUPTS

{ SYSTEM
I/O

~ 50 CHIPS


SYBEX

NEW AMD CHIPS

- AM 2901A SCHEDULED (76Q4)
IMPROVED SWITCHING SPEED
- NEW CONTROL CIRCUITS: (76Q4)
 - 29811 FOR SELECT LINES AND STACK CONTROL OF 2911
CONTAINS LOOP COUNTER
 - 29803 CONTROLS OR INPUTS ON 2909 = MULTI-WAY BRANCHING
(UP TO 4 TEST LINES)
- NEW 2-PORT 16 x 4 RAMS 29704, 29705 (76Q4)
- 2910 MICROPROGRAM CONTROLLER

SYBEX

USING A CONTROLLER



AM 29811 SEQUENCE CONTROLLER

JUMPS

- TO ZERO
- TO ADDRESS
- REPEAT IF COUNTER \neq 0
- TO SUBROUTINE (1 OF 2)
- TO EXTERNAL ADDRESS
- TO MAP ADDRESS


COUNTER OPERATIONS

- LOAD
- TEST AND JUMP

STACK OPERATIONS

- PUSH PC
- RETURN
- JUMP AND POP


SYBEX



SYBEX

2930 PROGRAM CONTROL UNIT

3-85



2910 CHARACTERISTICS

- 12-BIT MICROPROGRAM ADDRESS GENERATOR

- 4 LEVEL STACK

- 12-BIT LOOP COUNTER (TEST/DECREMENT)


- 16 PAIRS OF INSTRUCTIONS:
 - 4 BIT PAIR SELECT

 - CONDITION CODE CC + LOOP COUNTER SELECTS ONE OF PAIR

- 40-PIN DIP

SYBEX

AMD 2910 MICROPROGRAM CONTROL UNIT




SYBEX

4. OTHER BIT-SLICE DEVICES

SYBEX

THE BIT-SLICE FAMILY TREE




SYBEX

OTHER BIT-SLICE SERIES - MM 5700/6700 SERIES

4-1



MONOLITHIC MEMORIES 5701/6701

IMMEDIATE PREDECESSOR OF AMD 2901
ALMOST IDENTICAL ARCHITECTURE



SYBEX


MM 6701 VERSUS AMD 2901

	<u>6701</u>	<u>2901</u>	
CYCLE	185 NS (SPEC 175 NS) (6701 - 1: 90 NS)	105 NS	A, B CLK
ADDRESS HOLD	-10 NS/CLK 	0 NS/CLK 	
16 BIT COMPARISON (W/O SHIFT AROUND)	185 NS (175)	145 NS	
FLAGS OUT	C, OVR, F = 0, F = 1111 (6701 - 1 HAS N)	C, OVR, N, F = 0	
BUSSING	A OR B OR F TO <u>DATA OUT</u> <u>B ⊕ D → B</u> <u>ALWAYS LOAD B AND/OR Q</u>	A OR F TO <u>DATA OUT</u> <u>A ⊕ D → B</u> <u>LOAD B AND/OR Q OR NO LOAD</u>	

(MISCELLANEOUS ALU DIFFERENCES)

SYBEX

MM 6701 DETAILED DIAGRAM



SYBEX

MM 6701 TIMING

A.C CHARACTERISTICS*

PARAMETER	SYMBOL/CONDITIONS	TIME IN NANOSECONDS					
		5 V ± 10% 0° TO 125°C			5 V ± 5% 0° TO 75°C		
		MIN	TYP ¹	MAX	MIN	TYP ¹	MAX
Delay from P/Addr Address (Any to High to	Figure 5A, Clock High						
t ₁		89	120	89	100		
t ₂		85	130	84	100		
Charge		94	140	94	110		
Discharge		120	170	120	140		
Overdrive		100	155	100	125		
RAM Strobe (Charge)		110	165	110	130		
Data Outputs (Resistive ALU)	T _{CO}	20	85	20	85	100	
Data Outputs (Tri-state ALU)	T _{AO}	60	110	170	60	110	140
Delay from Instruction Input (High to	Figure 5A						
t ₃		95	95	86	74		
t ₄		88	86	56	75		
Charge		80	100	80	80		
Zero Detect		88	120	88	105		
Overdrive		78	100	78	95		
RAM Strobe Outputs		78	125	78	95		
Q Strobe Outputs		25	80	25	40		
Data Outputs	T _{DO}	30	85	120	18	86	100
Delay from Data Input (Output to	Figure 5A						
t ₅		28	80	28	40		
t ₆		25	80	25	25		
Charge		25	86	25	40		
Zero Detect		20	85	20	75		
Overdrive		40	75	40	80		
RAM Strobe Outputs		88	80	88	70		
Data Outputs	T _{DO}	20	30	84	10	30	74
Delay from Data Input (Output to	Figure 5A						
t ₇		18	30	15	25		
Zero Detect		20	45	20	40		
Overdrive		25	40	25	28		
RAM Strobe Outputs		25	40	25	24		
Data Outputs		5	30	45	5	30	40
Delay from Clock (High to High to	Fig. 5b, 5c, Delay Constraints						
t ₈		145		86	115		
t ₉		145		96	118		
Charge		115		108	128		
Zero Detect		170		120	140		
Overdrive		165		115	125		
RAM Strobe Outputs		168		110	138		
Q Strobe Outputs		60		38	40		
Data Outputs (Resistive ALU)	T _{CO}	20	80	145	20	85	115
Data Outputs (Tri-state ALU)				130	30	115	140
Delay from Address Control to	All Inputs conditions						
t ₁₀		18	20	30	10	20	28
High Impedance Outputs	T _{ER}	8	16	25	5	16	20

* The maximum of all possible rise and fall times is specified with outputs switching maximum current through a resistor to VCC and sinking a current of 100 μA at 0V to ground.


¹ Typical values are measured at 5.0 V and 25°C.

A.C CHARACTERISTICS* - Cont'd

PARAMETER	SYMBOL/CONDITIONS	TIME IN NANOSECONDS					
		5 V ± 10% 0° TO 125°C			5 V ± 5% 0° TO 75°C		
		MIN	TYP ¹	MAX	MIN	TYP ¹	MAX
Setup Time Before the High to Low	Figure 5B						
Transition of Clock							
t ₁₁	T _{AS}	115	80		80	80	
t ₁₂	T _{BS1}	120	80		90	80	
t ₁₃ , t ₁₄ , t ₁₅	T _{BS1}	30	5		18	5	
Setup Time Before the Low to High	Figure 5B						
Transition of Clock							
t ₁₆	T _{BS2}	240	130		185	120	
t ₁₇	T _{CS}	85	45		70	45	
t ₁₈ , t ₁₉ , t ₂₀ , t ₂₁	T _{BS2}	180	90		120	90	
Data Inputs (Data)	T _{DI}	80	80		70	50	
RAM Strobe Inputs	T _{DS}	80	30		48	30	
Q Strobe Inputs	T _{DS}	45	18		30	18	
Hold Time After the Low to High	Figure 5B						
Transition of Clock							
t ₂₂	T _{AH}	-T _{CH} - 10	-T _{CH} - 24		-T _{CH} - 18	-T _{CH} - 10	
t ₂₃	T _{BS}	-18	-20		-18	-20	
t ₂₄ , t ₂₅ , t ₂₆	T _{BS1}	-20	-40		-20	-40	
t ₂₇ , t ₂₈ , t ₂₉ , t ₃₀	T _{BS2}	-30	-60		-30	-60	
t ₃₁	T _{CS}	-20	-40		-20	-40	
Data Inputs (Data)	T _{DI}	-25	-30		-25	-30	
RAM Strobe Inputs	T _{DS}	-25	-30		-25	-30	
Q Strobe Inputs	T _{DS}	-15	-20		-15	-20	
System Parameters	Figure 5B						
Clock Pulse Width (Low Level)	T _{CL}	80	25		50	25	
Minimum Propagation Delay Time	T _{CDL} - T _{CD} - T _{CH}	230	110	∞	175	112	∞

* The maximum of all possible rise and fall times is specified with outputs switching maximum current through a resistor to VCC and sinking a current of 100 μA at 0V to ground.

¹ Typical values are measured at VCC = 5.0 V and 25°C.




MM 6701 MICRO INSTRUCTIONS

INSTRUCTIONS IN THE 32 x 8 ROM - POSITIVE LOGIC (1 = H, 3 = V) INTERPRETATION

ROM WORD				ALU Instruction		ALU OUTPUT		TYPICAL USES
Op	Rs	Rd	Op2	See Pg 10 For Symbolology	Res Carry In ICM - L1	With Carry In MCM - M0		
L	L	L	L	0	0	0	0	Clear ALU (0 = 0)
L	L	L	L	1	0	0	0	Clear ALU (0 = 0)
L	L	L	L	2	0	0	0	Clear ALU (0 = 0)
L	L	L	L	3	0	0	0	Clear ALU (0 = 0)
L	L	L	L	4	0	0	0	Clear ALU (0 = 0)
L	L	L	L	5	0	0	0	Clear ALU (0 = 0)
L	L	L	L	6	0	0	0	Clear ALU (0 = 0)
L	L	L	L	7	0	0	0	Clear ALU (0 = 0)
L	L	L	L	8	0	0	0	Clear ALU (0 = 0)
L	L	L	L	9	0	0	0	Clear ALU (0 = 0)
L	L	L	L	10	0	0	0	Clear ALU (0 = 0)
L	L	L	L	11	0	0	0	Clear ALU (0 = 0)
L	L	L	L	12	0	0	0	Clear ALU (0 = 0)
L	L	L	L	13	0	0	0	Clear ALU (0 = 0)
L	L	L	L	14	0	0	0	Clear ALU (0 = 0)
L	L	L	L	15	0	0	0	Clear ALU (0 = 0)
L	L	L	L	16	0	0	0	Clear ALU (0 = 0)
L	L	L	L	17	0	0	0	Clear ALU (0 = 0)
L	L	L	L	18	0	0	0	Clear ALU (0 = 0)
L	L	L	L	19	0	0	0	Clear ALU (0 = 0)
L	L	L	L	20	0	0	0	Clear ALU (0 = 0)
L	L	L	L	21	0	0	0	Clear ALU (0 = 0)
L	L	L	L	22	0	0	0	Clear ALU (0 = 0)
L	L	L	L	23	0	0	0	Clear ALU (0 = 0)
L	L	L	L	24	0	0	0	Clear ALU (0 = 0)
L	L	L	L	25	0	0	0	Clear ALU (0 = 0)
L	L	L	L	26	0	0	0	Clear ALU (0 = 0)
L	L	L	L	27	0	0	0	Clear ALU (0 = 0)
L	L	L	L	28	0	0	0	Clear ALU (0 = 0)
L	L	L	L	29	0	0	0	Clear ALU (0 = 0)
L	L	L	L	30	0	0	0	Clear ALU (0 = 0)
L	L	L	L	31	0	0	0	Clear ALU (0 = 0)

INSTRUCTION MODIFIERS IN THE 8 x 8 ROM - POSITIVE LOGIC (1 = H, 3 = V) INTERPRETATION

Rom Word	Rom Word	Load Control	Shift Control	Dest. Out Control	
Op	Rs	Load Rm B, Load O	Shift Left, Shift Right, Shift	Out 1, Out 2, Out 3	Out 4, Out 5, Out 6, Out 7, Out 8
L	L	0			
L	L	1			
L	L	2			
L	L	3			
L	L	4			
L	L	5			
L	L	6			
L	L	7			
L	L	8			
L	L	9			
L	L	10			
L	L	11			
L	L	12			
L	L	13			
L	L	14			
L	L	15			
L	L	16			
L	L	17			
L	L	18			
L	L	19			
L	L	20			
L	L	21			
L	L	22			
L	L	23			
L	L	24			
L	L	25			
L	L	26			
L	L	27			
L	L	28			
L	L	29			
L	L	30			
L	L	31			



SYBEX

MM 5710/6710 MICROPROGRAM CONTROL UNIT

COMPLETE CONTROL IN ONE CHIP

CONDITIONAL BRANCHING

SHIFT CONTROL

1-LEVEL SUBROUTINE REGISTER


LOOP COUNTER

ADDRESS 512 WORDS MICRO CONTROL

40 PIN PACK


100 NS CLOCK MIN

(30-LOW, 70-HIGH)



SYBEX

6701/6710 INTERCONNECTIONS



SYBEX

6710 MICRO CONTROL SET

Table I – MCU Control Options

Control Code			Address Field Destination	Control Action
I ₂	I ₁	I ₀		
0	0	0	None	Continue to next μ instruction
0	0	1	Control Counter	Continue to next μ instruction
0	1	0	None/CRAR (Cond. Jump)	Jump to next μ instruction if Control Counter \neq 0, Decrement Control Counter
0	1	1	None/CRAR (Cond. Subr. Jump)	Subroutine Jump to next μ instruction if Control Counter \neq 0, Decrement Control Counter
1	0	0 *	None	Return from Subroutine
1	0	1 **	CRAR (Jump Subroutine)	Jump to next μ instruction Return from Subroutine when Control Counter Subroutine Latch \equiv CRAR ₀₄
1	1	0	CRAR (Jump)	Jump to next μ instruction
1	1	1	CRAR (Jump Subroutine)	Subroutine Jump to next μ instruction

Table III – Shift Control

Control Code		Shifting Operation	Bidirectional Shift Lines Acting as Outputs			
			F ₃ (SLO/SRI)	F ₀ (SRO/SLI)	Q ₃ (SQLO/SQRI)	Q ₀ (SQRO/SQLI)
I ₉	I ₈					
0	0	Arithmetic Shift Left	-	Q ₃	-	Flag (SC)
0	1	Arithmetic Shift Right	NBV	-	F ₀	-
1	0	Rotate Shift Left	-	F ₃	-	Flag (SC)
1	1	Rotate Shift Right	F ₀	-	-	-

* High Impedance State
 ** SC Contents of Carry Flip Flop

SYBEX

6710 MICRO CONTROL CONTINUED

Table II -- Flag Status Control Options

Control Code				Action		
I ₆	I ₅	I ₄	I ₃			
0	0	0	0	None	I ₇ to CRAR ₀	Unconditional Branch
0	0	0	1	Store C	I ₇ to CRAR ₀	Unconditional Branch
0	0	1	0	Store N, V, Z	I ₇ to CRAR ₀	Unconditional Branch
0	0	1	1	Store C, N, V, Z	I ₇ to CRAR ₀	Unconditional Branch
0	1	0	0	Shift Flag Register into Q ₀	I ₇ to CRAR ₀	Unconditional Branch
0	1	0	1	Shift Flag Register out of Q ₀	I ₇ to CRAR ₀	Unconditional Branch
0	1	1	0	Instantaneous value of Q ₃ to CRAR ₀		Conditional Branch
0	1	1	1	Instantaneous value of Q ₀ to CRAR ₀		Conditional Branch
1	0	0	0	Stored value of C to CRAR ₀		Conditional Branch
1	0	0	1	Stored value of N to CRAR ₀		Conditional Branch
1	0	1	0	Stored value of V to CRAR ₀		Conditional Branch
1	0	1	1	Stored value of Z to CRAR ₀		Conditional Branch
1	1	0	0	Instantaneous value of C to CRAR ₀		Conditional Branch
1	1	0	1	Instantaneous value of N to CRAR ₀		Conditional Branch
1	1	1	0	Instantaneous value of V to CRAR ₀		Conditional Branch
1	1	1	1	Instantaneous value of Z to CRAR ₀		Conditional Branch

Code bit I₇ inverts the status of output line so that the condition is dependent upon \bar{C} , etc. For the first six entries in the table if I₇ = 0 there is an unconditional branch to X,0. If I₇ = 1 an unconditional branch to X,1.

SYBEX

COMPARISON 6710 VERSUS 2909

	<u>6710</u>	<u>2909</u>
FUNCTIONS	ADDRESS GATING LOOP COUNTING FLAG TESTING SHIFT CONTROL	ADDRESS GATING STACK CONTROL
ARCHITECTURE	COMPLETE CONTROL UNIT FOR SMALL SYSTEM	SLICE OF CONTROL UNIT FOR LARGE SYSTEM
SPEED: CYCLE	100 NS MIN	60 NS MIN
SPEED: CLOCK TO ADDRROUT	25 NS	40 NS (FILE POP MODE)
SIZE	40 PIN	28/20 PIN

SYBEX

OTHER MM 5700/6700 SERIES DEVICES

5702/6702	4 BIT CPU SLICE WITH ADDITIONAL BIDIRECTIONAL I/O PORT (NO Q REGISTER)
5716/6716	PRIORITY INTERRUPT CONTROLLER
5717/6717	DMA CONTROLLER
5718/6718	I/O INTERFACE CONTROLLER

SYBEX

INTEL 3000 SERIES

3002 CENTRAL PROCESSING ELEMENT

2 BIT WIDE SLICE

3 INPUT CHANNELS

11 GENERAL REGISTERS


2 OUTPUT CHANNELS

ACCUMULATOR

100 NS CYCLE

MEMORY ADDRESS REGISTER

28 PIN PACK



INTEL 3002 CPE

16 BIT CYCLE TIME WITH LOOK AHEAD (NO SHIFT AROUND): 155 NS
(INTEL 3003)

ADVANTAGES:

- SPEED
- MULTIPLE BUS INPUTS AND OUTPUTS
- BUFFERED OUTPUTS

DISADVANTAGES:


- 2 BITS PER CHIP
- LIMITED GENERAL REGISTER ACCESS - ALU A - MUX ONLY
- COMPLICATED MICROINSTRUCTION SET
- LIMITED FLAG OUT (CARRY AND LOOK AHEAD)

SYBEX

T_A = 0°C to 70°C, V_{CC} = 5V ±5%

INTEL 3002 CPE TIMING

SYMBOL	PARAMETER	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{CV}	Clock Cycle Time ⁽²⁾	100	70		ns
t _{WP}	Clock Pulse Width	33	20		ns
t _{FS}	Function Input Set-Up Time (F ₀ through F ₆)	60	40		ns
	Data Set-Up Time				
t _{DS}	I ₀ , I ₁ , M ₀ , M ₁ , K ₀ , K ₁	50	30		ns
t _{SS}	LI, CI	27	13		ns
	Data and Function Hold Time:				
t _{FH}	F ₀ through F ₆	5	-2		ns
t _{DH}	I ₀ , I ₁ , M ₀ , M ₁ , K ₀ , K ₁	5	-4		ns
t _{SH}	LI, CI	15	2		ns
	Propagation Delay to X, Y, RO from:				
t _{XF}	Any Function Input		37	52	ns
t _{XD}	Any Data Input		29	42	ns
t _{XT}	Trailing Edge of CLK		40	80	ns
t _{XL}	Leading Edge of CLK	20			ns
	Propagation Delay to CO from:				
t _{CL}	Leading Edge of CLK	20			ns
t _{CT}	Trailing Edge of CLK		48	70	ns
t _{CF}	Any Function Input		43	65	ns
t _{CD}	Any Data Input		30	55	ns
t _{CC}	CI (Ripple Carry)		14	25	ns
	Propagation Delay to A ₀ , A ₁ , D ₀ , D ₁ from:				
t _{DL}	Leading Edge of CLK	5	32	50	ns
t _{DE}	Enable Input ED, EA		12	25	ns



SYBEX

INTEL 3002 CPE MICRO FUNCTIONS

APPENDIX A MICRO-FUNCTION SUMMARY

F GROUP	R-GROUP	MICRO-FUNCTION
0	I	$R_n + (AC \wedge K) + CI \rightarrow R_n, AC$
	II	$M + (AC \wedge K) + CI \rightarrow AT$
	III	$AT_L \wedge (I_L \wedge K_L) \rightarrow RO$ $LI \vee [(I_H \wedge K_H) \wedge AT_H] \rightarrow AT_H$ $[AT_L \wedge (I_L \wedge K_L)] \vee [AT_H \vee (I_H \wedge K_H)] \rightarrow AT_L$
1	I	$K \vee R_n \rightarrow MAR$ $R_n + K + CI \rightarrow R_n$
	II	$K \vee M \rightarrow MAR$ $M + K + CI \rightarrow AT$
	III	$(\overline{AT} \vee K) + (AT \wedge K) + CI \rightarrow AT$
2	I	$(AC \wedge K) - I + CI \rightarrow R_n$
	II	$(AC \wedge K) - I + CI \rightarrow AT$ (see Note 1)
	III	$(I \wedge K) - I + CI \rightarrow AT$
3	I	$R_n + (AC \wedge K) + CI \rightarrow R_n$
	II	$M + (AC \wedge K) + CI \rightarrow AT$
	III	$AT + (I \wedge K) + CI \rightarrow AT$
4	I	$CI \vee (R_n \wedge AC \wedge K) \rightarrow CO$ $R_n \wedge (AC \wedge K) \rightarrow R_n$
	II	$CI \vee (M \wedge AC \wedge K) \rightarrow CO$ $M \wedge (AC \wedge K) \rightarrow AT$
	III	$CI \vee (AT \wedge I \wedge K) \rightarrow CO$ $AT \wedge (I \wedge K) \rightarrow AT$
5	I	$CI \vee (R_n \wedge K) \rightarrow CO$ $K \wedge R_n \rightarrow R_n$
	II	$CI \vee (M \wedge K) \rightarrow CO$ $K \wedge M \rightarrow AT$
	III	$CI \vee (AT \wedge K) \rightarrow CO$ $K \wedge AT \rightarrow AT$

6	I	$CI \vee (AC \wedge K) \rightarrow CO$ $R_n \vee (AC \wedge K) \rightarrow R_n$
	II	$CI \vee (AC \wedge K) \rightarrow CO$ $M \vee (AC \wedge K) \rightarrow AT$
	III	$CI \vee (I \wedge K) \rightarrow CO$ $AT \vee (I \wedge K) \rightarrow AT$
7	I	$CI \vee (R_n \wedge AC \wedge K) \rightarrow CO$ $R_n \overline{\vee} (AC \wedge K) \rightarrow R_n$
	II	$CI \vee (M \wedge AC \wedge K) \rightarrow CO$ $M \overline{\vee} (AC \wedge K) \rightarrow AT$
	III	$CI \vee (AT \wedge I \wedge K) \rightarrow CO$ $AT \overline{\vee} (I \wedge K) \rightarrow AT$

NOTES

- 2's complement arithmetic adds 1111 to perform subtraction of 0000-01
- R_n includes T and AC as source and destination registers in R group 1 micro functions
- Standard arithmetic carry output values are generated in F group 0, 1, 2 and 3 instructions

SYMBOL	MEANING
I, K, M	Data on the I, K, and M buses, respectively
CI, LI	Data on the carry input and left input, respectively
CO, RO	Data on the carry output and right output, respectively
R_n	Contents of register n including T and AC (R Group 1)
AC	Contents of the accumulator
AT	Contents of AC or T, as specified
MAR	Contents of the memory address register
L, H	As subscripts, designate low and high order bit, respectively
+	2's complement addition
-	2's complement subtraction
\wedge	Logical AND
\vee	Logical OR
\oplus	Exclusive NOR
$\overline{\vee}$	Excluded OR


SYBEX


APPENDIX B ALL-ZERO AND ALL-ONE K-BUS MICRO-FUNCTIONS

F-GROUP	R-GROUP	K-BUS = 00 MICRO-FUNCTION	MNEMONIC	K-BUS = 11 MICRO-FUNCTION	MNEMONIC
0	I	$R_n + CI \rightarrow R_n$, AC	ILR	$AC + R_n + CI \rightarrow R_n$, AC	ALR
	II	$M + CI \rightarrow AT$	ACM	$M + AC + CI \rightarrow AT$	AMA
	III	$AT_L \rightarrow RO$ $AT_H \rightarrow AT_L$ $LI \rightarrow AT_H$	SRA	(See Appendix A)	-
1	I	$R_n \rightarrow MAR$ $R_n + CI \rightarrow R_n$	LMI	$11 \rightarrow MAR$ $R_n - 1 + CI \rightarrow R_n$	DSM
	II	$M \rightarrow MAR$ $M + CI \rightarrow AT$	LMM	$11 \rightarrow MAR$ $M - 1 + CI \rightarrow AT$	LDM
	III	$\overline{AT} + CI \rightarrow AT$	CIA	$AT - 1 + CI \rightarrow AT$	DCA
2	I	$CI - 1 \rightarrow R_n$ See Note 1	CSR	$AC - 1 + CI \rightarrow R_n$ See Note 1	SDR
	II	$CI - 1 \rightarrow AT$ See Notes 1,4	CSA	$AC - 1 + CI \rightarrow AT$ See Notes 1,4	SDA
	III	(See CSA above)	-	$I - 1 + CI \rightarrow AT$	LDI
3	I	$R_n + CI \rightarrow R_n$	INR	$AC + R_n + CI \rightarrow R_n$	ADR
	II	(See ACM above)	-	(See AMA above)	-
	III	$AT + CI \rightarrow AT$	INA	$I + AT + CI \rightarrow AT$	AIA
4	I	$CI \rightarrow CO$ $0 \rightarrow R_n$	CLR	$CI \vee (R_n \wedge AC) \rightarrow CO$ $R_n \wedge AC \rightarrow R_n$	ANR
	II	$CI \rightarrow CO$ $0 \rightarrow AT$	CLA	$CI \vee (M \wedge AC) \rightarrow CO$ $M \wedge AC \rightarrow AT$	ANM
	III	(See CLA above)	-	$CI \vee (AT \vee I) \rightarrow CO$ $AT \vee I \rightarrow AT$	ANI
5	I	(See CLR above)	-	$CI \vee R_n \rightarrow CO$ $R_n \rightarrow R_n$	TZR
	II	(See CLA above)	-	$CI \vee M \rightarrow CO$ $M \rightarrow AT$	LTM
	III	(See CLA above)	-	$CI \vee AT \rightarrow CO$ $AT \rightarrow AT$	TZA
6	I	$CI \rightarrow CO$ $R_n \rightarrow R_n$	NOP	$CI \vee AC \rightarrow CO$ $R_n \vee AC \rightarrow R_n$	ORR
	II	$CI \rightarrow CO$ $M \rightarrow AT$	LMF	$CI \vee AC \rightarrow CO$ $M \vee AC \rightarrow AT$	ORM
	III	(See NOP above)	-	$CI \vee I \rightarrow CO$ $I \vee AT \rightarrow AT$	ORI
7	I	$CI \rightarrow CO$ $\overline{R_n} \rightarrow R_n$	CMR	$CI \vee (R_n \wedge AC) \rightarrow CO$ $R_n \oplus AC \rightarrow R_n$	XNR
	II	$CI \rightarrow CO$ $\overline{M} \rightarrow AT$	LCM	$CI \vee (M \wedge AC) \rightarrow CO$ $M \oplus AC \rightarrow AT$	XNM
	III	$CI \rightarrow CO$ $\overline{AT} \rightarrow AT$	CMA	$CI \vee (AT \wedge I) \rightarrow CO$ $I \oplus AT \rightarrow AT$	XNI

4 The more general operations, CSR and SDR, should be used in place of the CSA and SDA operations, respectively.

512 INSTRUCTION ADDRESSING CONDITIONAL TESTS BRANCH CONTROL











SYBEX





MNEMONIC	DESCRIPTION	FUNCTION						NEXT ROW				NEXT COL					
		AC ₆	5	4	3	2	1	0	MA ₈	7	6	5	4	MA ₃	2	1	0
JCC	Jump in current column	0	0	d ₄	d ₃	d ₂	d ₁	d ₀	d ₄	d ₃	d ₂	d ₁	d ₀	m ₃	m ₂	m ₁	m ₀
JZR	Jump to zero row	0	1	0	d ₃	d ₂	d ₁	d ₀	0	0	0	0	0	d ₃	d ₂	d ₁	d ₀
JCR	Jump in current row	0	1	1	d ₃	d ₂	d ₁	d ₀	m ₈	m ₇	m ₆	m ₅	m ₄	d ₃	d ₂	d ₁	d ₀
JCE	Jump in column/enable	1	1	1	0	d ₂	d ₁	d ₀	m ₈	m ₇	d ₂	d ₁	d ₀	m ₃	m ₂	m ₁	m ₀
JFL	Jump/test F-latch	1	0	0	d ₃	d ₂	d ₁	d ₀	m ₈	d ₃	d ₂	d ₁	d ₀	m ₃	0	1	f
JCF	Jump/test C-flag	1	0	1	0	d ₂	d ₁	d ₀	m ₈	m ₇	d ₂	d ₁	d ₀	m ₃	0	1	c
JZF	Jump/test Z flag	1	0	1	1	d ₂	d ₁	d ₀	m ₈	m ₇	d ₂	d ₁	d ₀	m ₃	0	1	z
JPR	Jump/test PR-latches	1	1	0	0	d ₂	d ₁	d ₀	m ₈	m ₇	d ₂	d ₁	d ₀	p ₃	p ₂	p ₁	p ₀
JLL	Jump/test left PR bits	1	1	0	1	d ₂	d ₁	d ₀	m ₈	m ₇	d ₂	d ₁	d ₀	0	1	p ₃	p ₂
JRL	Jump/test right PR bits	1	1	1	1	1	d ₁	d ₀	m ₈	m ₇	1	d ₁	d ₀	1	1	p ₁	p ₀
JPX	Jump/test PX-bus	1	1	1	1	0	d ₁	d ₀	m ₈	m ₇	m ₆	d ₁	d ₀	x ₇	x ₆	x ₅	x ₄

SYMBOL	MEANING
d _n	Data on address control line n
m _n	Data in microprogram address register bit n
p _n	Data in PR latch bit n
x _n	Data on PX-bus line n (active LOW)
f, c, z	Contents of F-latch, C-flag, or Z-flag, respectively

SYBEX



The following ten diagrams illustrate the jump set for each of the eleven jump and jump/test functions of the MCU. Location 341, indicated by the black square, represents one current row (row_{21}) and current column (col_{15}) address. The grey boxes indicate the microprogram locations that may be selected by the particular function as the next address.



3212 MULTIMODE 8 BIT LATCH (2 REQUIRED FOR BI-DIRECTIONAL)
 3214 INTERRUPT CONTROL UNIT
 3216 4 BIT BI-DIRECTION BUS DRIVERS/RECEIVERS




Figure 1. 3214 Block Diagram.

SYBEX

4 BIT CPU SLICE IN I²L

10 REGISTERS


FACTORY PROGRAMMABLE PLA ON CHIP

1000 NS CLOCK: TYPICAL ALU PROPAGATE=500 NS


FUNCTIONS ON .85 V @ 150 MA 128 MW MAX

FULL MILITARY TEMPERATURE RANGE AVAILABLE

CAN OPERATE OVER SEVERAL ORDERS OF MAGNITUDE OF CURRENT/PROPAGATE



SYBEX



SYBEX

REGISTER-ALU SLICE/MOS-P CHANNEL


MULTIPLEXED COMMAND BUS - FOUR PHASE EXECUTION

7 GENERAL REGISTER

16 WORD STACK

BIPOLAR COMPATIBLE OUTPUTS


330 NS MIN PER PHASE / 1.3 μ S PER INSTRUCTION



SYBEX

1.A Command Inputs

(COMMAND) BITS: 1



1.B Command Codes³

ALU FUNCTIONS

NCB(1), (0) @ T5	FUNCTION
11	AND
10	XOR
01	OR
00	ADD

CTL FUNCTIONS

NCB(3), (2) @ T5	FUNCTION
11	NONE
10	R BUS CONTROL
01	SHIFT LEFT
00	SHIFT RIGHT

A, B & R BUS ADDRESSES

NCB(2), (1), (0)	ADDRESS
111	ZEROS, FLAGS, STACK?
110	R1
101	R2
100	R3
011	R4
010	R5
001	R6
000	R7

R BUS CONTROL

I/O (NCB(3) @ T7)	BYTE (SININ @ T5)	R BUS VALUE
1	0	OUTPUT OF SHIFTER
1	1	OUTPUT OF SHIFTER
0	0	OUTPUT OF I/O MUX
0	1	VALUE OF SIGN INPUT ON SININ @ T7


Note 1: Commands are complemented signals

Note 2: See text and Tables II and III for addressing flags and stack. B bus only addresses zeroes

Note 3: Logic values shown are values which must be applied to NCB inputs to get indicated results

SYBEX

NS IMP RALU TIMING DIAGRAM



Note 1: A don't care true logic convention is used for all signals i.e. '1' = more positive voltage, '0' = more negative voltage. Signal names beginning with IN are complementary signals.

Note 2: CSH0 and CSH3 high impedance state for intervals T3 through T8 is the TRI STATE mode for output drivers.

Note 3: '1' (OUT) means RALU is driving this node to the '1' logic level during the defined interval. For bidirectional I/O lines the logic state is defined as 'in' or 'out'.

SYBEX

CONTROL UNIT AND ROM

PROVIDES MULTIPLEXED INSTRUCTIONS FOR RALU

BRANCH CONTROL

SHIFT AND CARRY CONTROL

SUBROUTINING

MICROPROGRAMMABLE : 100 INSTRUCTIONS 23 BITS

STANDARD 8 AND 16 BIT EMULATIONS AVAILABLE

DRIVES UP TO 8 RALUS

CONTROLLERS ARE ARRAYABLE

TABLE I. IMP Microinstruction Word Formats

ARITHMETIC INSTRUCTIONS

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
CONTROL			B	A	R	ADP			SHIFT		CONTROL											

I/O INSTRUCTIONS


0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
CONTROL				ROUT			RW		FABDR			ST	BT	CONTROL								

JUMP INSTRUCTIONS

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
1	CTL			JABDR						1	JCRDB			CONTROL								

JSR RET

ROC



SYBEX

SIGNALS (Note 1)	LOGIC LEVELS	TIME INTERVALS								PIN FUNCTION	PIN NO.	
		T1	T2	T3	T4	T5	T6	T7	T8			
CLOCKS	ϕ_1	MOS									INPUT	16
	ϕ_2	MOS									INPUT	15
	ϕ_3	MOS									INPUT	14
	ϕ_4	MOS									INPUT	13
COMMAND	NCB(0)	MOS	X0	"0"	B0	"0"	ALD0	"0"	R0	"0"	OUTPUT	20
	NCB(1)	MOS	X1	"0"	B1	"0"	ALD1	"0"	R1	"0"	OUTPUT	18
	NCB(2)	MOS	X2	"0"	B2	"0"	CTL0	"0"	R2	"0"	OUTPUT	19
	NCB(3)	MOS	STACK	"0"	COMP	"0"	CTL1	"0"	I/O	"0"	OUTPUT	17
DATA	DH(0),(1),(2),(3)	TTL	J/FL ADDR (I/OUT)	← DONT CARE INPUT (DC) →					DATA (INPUT)	DC	I/O	9,8,10,7
	DH(4),(5),(6),(7)	TTL	← DONT CARE →						DATA (INPUT)	DC	INPUT	5,4,3,2
CONTROL	ENCTL	MOS	"0" (I/OUT)	← J/FETCH (IN/OUT) →		← UNSPECIFIED OUTPUT →				I/O	11	
	NFLEN	TTL	"1"	← SFLC →		← "1" →		← RFLC →	← "1" →		OUTPUT	23
MISC	NCND	TTL	← JCND →		← DONT CARE (DC) →				DATA	DC	INPUT	1
	HOCSH	MOS	OVCEN (I/OUT)	(Note 3) "1" (I/OUT)	"1" (IN)	(Note 2) HIGH IMPEDANCE	← "1" (I/OUT) →		← SHIFT (I/O) →		I/O	22
	LOCSH	MOS	DC	← "1" (IN) →		← L.O. CARRY (I/OUT) →		← "1" (I/OUT) →		← SHIFT (I/O) →	I/O	21

Note 1: A positive true logic convention is used for all signals except clocks. Signal names beginning with N are complemented signals.

Note 2: HOCSH at T4 and T5 is in the TRI-STATE high impedance output mode of CROM load drivers.

Note 3: "1" (I/OUT) means CROM is driving this node to the logic "1" level during the defined interval. For I/O lines the logic state is defined as "in" or "out." Input or output nodes are defined only as "1" or "0."

SYBEX

MOTOROLA 10800 RALU 4 BIT (MSI)

50 NS ECL IMPLEMENTATION

1 ACCUMULATOR, 1 INPUT LATCH

BCD FUNCTIONS

FAIRCHILD MACRO LOGIC SERIES

9405 RALU 4 BIT (MSI)

8 REGISTERS

ONE ALU INPUT "BARE"

9404 DATA PATH 4 BIT


SHIFTING, MULTIPLEXING, MASKING

9407 DATA ACCESS 4 BIT

ADDITION, MULTIPLEXING


HOLDING REGISTERS

SYBEX




SYBEX

MOTOROLA BIT SLICE ORGANIZATION




SYBEX

INPUT/OUTPUT DIAGRAM - MC10800




4-BIT SLICE BLOCK DIAGRAM - MC10800



SYBEX

MC 10801 MICROCONTROLLER




SYBEX


- ASSOCIATED TO SMS 360 IV BYTE
- AVAILABLE IN CARD AND MODULE FORM FROM SMS.
MODIFIED CHIPS AVAILABLE FROM SIGNETICS
- BIPOLAR DESIGN, 48-PIN DIP
300 TO 600 NS/INSTRUCTION
- 8 REGISTERS (ACCUMULATORS). NO STACK POINTER.
- 13-BIT PROGRAM COUNTER = 8 K ADDRESSING
- ORIENTED TOWARDS FAST SIGNAL PROCESSING WITH SMALL RAM
- NON-STANDARD INSTRUCTION SET

SYBEX

-
- 300 NS INSTRUCTION CYCLE
 - 16-BIT MICROINSTRUCTIONS
 - 13-BIT ADDRESS
 - 8-BIT DATA
 - 8 REGISTERS
 - ON-CHIP OSCILLATOR
 - BIPOLAR SCHOTTKY

SYBEX






A0-A12
INSTRUCTION ADDRESS

10-115
INSTRUCTION DATA

- LOW-POWER SCHOTTKY
- 50 NS CYCLE TIME
- 10-BIT ADDRESS = 1K MICROINSTRUCTION ADDRESSABILITY
- N-WAY BRANCH
- 4-LEVEL STACK
- TEST AND SKIP ON INPUT LINE
- 3-BIT COMMAND CODE
- AUTO-RESET TO ADDRESS 0 DURING POWER-UP

SYBEX



SYBEX

5. BIT-SLICE APPLICATIONS

SYBEX

IMP - 16

MM 300/600 (NOVA EMULATION)

INTEL DESIGN PROJECT 16 BIT CPU

INTEL DISK CONTROLLER

SPECIAL ARCHITECTURES

FLOATING POINT PROCESSOR

LARGE SCALE COMPUTERS (CHIP REDUCTION/COST REDUCTION)

HIGH LEVEL LANGUAGE INTERPRETERS

CHARACTER STRING PROCESSORS

MICRO APPLICATIONS


MULTI CHANNEL SERIAL I/O ADAPTOR

SERIAL NIBBLE PROCESSOR

LSI MICROCOMPUTER EMULATIONS

SYBEX

45 INSTRUCTIONS STANDARD GROUP 17 IN OPTIONAL GROUP
MEMORY - UP TO 65K 16 BIT WORDS
PAGE ADDRESSING (256 WORDS) / INDEXING OUT OF PAGE
1.4 μ S MICROCYCLE
COMPREHENSIVE I/O BUSSING / CONDITIONAL JUMP ON I/O




IMP 16P INSTRUCTION FORMATS


Instruction Type

Machine Format


Register to Register




Register to Memory




Memory Reference (Class 1)




Memory Reference (Class 2)




I/O and Miscellaneous





Branch



Control Flags



Memory Reference
(Double Word)



Explanation of Symbols

- Op – Instruction Mnemonic
- OP – Operation Code
- sr – Source Register Value
- dr – Destination Register Value
- xr – Index Register Value (2 or 3)
- disp – Displacement Value
- cc – Condition Code Value
- r – Register Value
- ctl – Control Bits Value


Instruction	Mnemonic	Execution Cycles	Memory Read Cycles	Memory Write Cycles
Reference Instructions				
Direct ¹	LD	5	2	—
Indirect ¹	LD	5	3	—
	ST	6	1	1
Indirect ¹	ST	8	2	1
	ADD	5	2	—
	SUB	5	2	—
	JMP	3	1	—
Indirect ¹	JMP	5	2	—
Subroutine	JSR	4	1	—
Subroutine Indirect ¹	JSR	6	2	—
Test and Skip if Zero	ISZ	7, 8 if SKIP	2	1
Test and Skip if Zero	DSZ	8, 9 if SKIP	2	1
Test if Zero	SKAZ	6, 7 if SKIP	2	—
Test if Greater	SKG	8, 9 if SKIP	2	—

Table A-2. IAP 16C Extended Instruction Set (Executed by CR04 III)

Reference Instructions				
Push onto Stack Register	PUSH	3	1	—
Pop Stack	PULL	3	1	—
Test and Skip if Zero	AISZ	4, 5 if SKIP	1	—
Test and Skip if Zero	LI	3	1	—
Test and Add Immediate	CAI	3	1	—
Copy	RCPY	6	1	—
Register and Top of Stack	XCHRS	5	1	—
Exchange Registers	RXCH	8	1	—
Test and	RAND	6	1	—
Exclusive Or	RXOR	6	1	—
Add	RADD	3	—	—
	SHL	4 + 3K	1	—
Right	SHR	4 + 3K	1	—
Left	ROL	4 + 3K	1	—
Right	ROR	4 + 3K	1	—


Instruction	Mnemonic	Execution Cycles	Memory Read Cycles	Memory Write Cycles
Multiply	MPY	106 to 122	3	—
Divide	DIV	125 to 139	3	—
Double Precision Add	DADD	12	4	—
Double Precision Subtract	DSUB	12	4	—
Load Byte	LDB	20 (left) 12 (right)	4	—
Store Byte	STB	24 (left) 17 (right)	4	1
Set Status Flag	SETST	17 to 36	1	—
Clear Status Flag	CLRST	17 to 36	1	—
Skip if Status Flag True	SKSTF	19 to 39	1	—
Set Bit	SETBIT	15 to 34	1	—
Clear Bit	CLRBIT	15 to 34	1	—
Complement Bit	CMPLBIT	15 to 34	1	—
Skip if Bit True	SKBIT	19 to 39	1	—
Interrupt Scan	ISCAN	9 to 80	1	—
Jump Indirect to Level Zero Interrupt	JINT	7	2	—
Jump Through Pointer	JMP	7	3	—
Jump to Subroutine Through Pointer	JSRP	8	3	—





SYBEX


IMP 16P DETAIL OF PROCESSOR CIRCUIT: RALUS AND CROM



SYBEX

NS MICROCYCLE
NS CYCLE MOS MEMORY

MM 600 PROCESSOR CARD




SYBEX

MM 600: MACRO INSTRUCTION TIMING

Instruction Mnemonic	Execution Time (μ s)	Instruction Mnemonic	Execution Time (μ s)
ISZ	3.0	JMP@	2.3
DSZ	3.0	NIOCCPU (INTEN)	3.5
JMP	1.0	NIOCCPU (INTDS)	3.5
JSR	1.9	DIACPU (READS)	3.5
LDA [Ⓟ]	2.0	DOBCPU (MASK0)	3.5
STA	2.0	DIBCPU (INTA)	3.5
NIO	3.5	DICCPU (IORST)	3.5
SKPBN	3.2*	DOCCPU (HALT)	3.5
SKPBZ	3.2*	SKPBNCPU	3.2*
SKPDN	3.2*	DKPBZCPU	3.2*
SKPDZ	3.2*	SKPDNCPU	3.2*
DIA,B,C	3.5	SKPDZCPU	3.2*
OOA,B,C	3.5	DMA IN	2.4
COM	1.3	DMA OUT	2.1
NEG	1.3	DMA INC	3.6
MOV	1.3	DMA ADD	4.7
INC	1.3	MULT	9.2
ADC	1.3	DIV	10.1
SUB	1.3	LDA@	3.0
ADD	1.3	STA@	3.0
AND	1.3	JMP@@	3.3

* Add 0.3 μ s if skip occurs.

SYBEX



MM 600 CPU IS SIMILAR

SYBEX

INTEL DESIGN PROJECT CPU USING 3000 SERIES

16 BIT PROCESSOR

PIPELINED MICRO CONTROL

LOOK AHEAD CARRY


~200 NS CYCLE

~30 CHIPS

COMPREHENSIVE MACRO INSTRUCTION SET

IMPLEMENTED IN 256 MICRO INSTRUCTIONS

SYBEX




Jump Group Flowchart

SYBEX

EXAMPLE OF MICROPROGRAM MEMORY TABLE

	0H	1H	2H	3H	4H	5H	6H	7H	8H	9H	AH	BH	CH	DH	EH	FH
000H	JCC	JFL	JZP	JZP	JFL	JFL	JZP	JFL	JCC	JRL	JCF	JCC	JCC	JCC	JCC	JCC
	0090H	0022H	000FH	000FH	0062H	0002H	0001H	0042H	0028H	007CH	006AH	004BH	00FCH	00BDH	001EH	001FH
	67	296	316	317	319	316	504	302	580	190	183	335	92	394	463	100
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
001H	JLL	JCC	JCR	JLL	JCF	JCC	JCC	JCC	JCC	JCF	JCC	JCC	JCC	JZP	JCC	JCC
	0024H	0041H	0010H	0024H	0022H	0014H	0018H	0016H	0019H	001AH	001CH	001DH	001DH	000FH	0092H	0092H
	3e1	74	360	366	505	504	511	510	512	513	517	514	516	515	464	104
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
002H	J4H	JCC	JCR	JCR	JCF	JCC	JFL	JFL	JZP	JCR	JCR	JCR	JCR	JCR	JLL	JCC
	0007H	0011H	0033H	0030H	0062H	0002H	8062H	0002H	000FH	000FH	0028H	0039H		002FH	0014H	0041H
	50e	73	506	507	370	371	372	373	581	477	472	476		459	502	460
	4	1	1	1	1	1	1	1	1	1	1	1		1	1	1
003H	JZP	JZP	JZP	JZP	JZP	JZP	JZP	JZP	JZP	JZP	JZP	JCC	JCC	JCC	JCC	JZP
	0007H	0003H	0004H	0004H	0005H	0004H	0005H	0007H	0007H	0007H	0007H	0007H	0007H	005CH	004DH	006EH
	2e6	290	291	328	292	293	309	329	301	295	291	310	330	380	411	436
	3	4	2	2	2	2	2	2	2	2	2	2	2	3	2	2
004H	JCC	JCR	JFL	JZP	JCC	JCC	JCR	JZP	JZP	JCR	JCR	JCC	JCC	JCC	JCR	JZP
	0070H	0044H	0002H	000FH	00F4H	0065H	0065H	JCC	0045H	000CH	0046H	0049H	0056H	003CH	0040H	004CH
	413	75	304	305	79	208	195	207	87	86	85	336	564	412	563	462
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
005H	JCC	JLL	JFL	JLL	JRL	JZP	JCR	JCC	JCR	JCC	JCR	JCR	JCR	JCC	JCR	JCR
	0060H	0052H	0012H	0024H	007CH	006AH	0055H	0047H	0059H	0069H	0051H	005AH	005DH	00ADH	0056H	0058H
	280	346	356	351	177	182	201	206	597	598	341	337	381	382	217	593
	1	1	1	1	1	2	2	1	1	1	1	1	1	1	1	1
006H	JPR	JPR	JZK	JZP	JZP	JZP	JCC	JCR	JCC	JCR	JZP	JRL	JCR	JCR	JZP	JCC
	0036H	0033H	000FH	000FH	000FH	000FH	0066H	0066H	0069H	006CH	0009H	0078H	006DH	006FH	006DH	006FH
	281	274	321	322	236	237	238	242	243	599	189	184	603	607	407	608
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
007H	JCC	JCC	JFL	JZK	JZP	JZP	JCR	JCR	JCC	JCC	JCR	JCC	JCC	JCC	JLL	JLL
	00F0H	0061H	0062H	000FH	000FH	000FH	0078H	0079H	00ABH	00F9H	007BH	00EBH	009CH	009DH	0064H	0074H
	415	271	296	299	250	251	255	262	256	263	386	388	224	229	234	268
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

SYBEX



SYBEX

INTEL DISK CONTROLLER USING 3000 SERIES

CONTROLS UP TO FOUR DISKS (2310/5440)

DRIVE RATE 2.5 MHz

PERFORMS ALL DATA CHANNEL FUNCTIONS

STATUS CHECKING

COMMAND EXECUTION

16 BIT CPE ARRAY


400 NS CLOCK (NO PIPELINE, NO LOOK AHEAD)

SPECIAL NIBBLE TO WORD TO NIBBLE ARCHITECTURE

230 MICROINSTRUCTION IMPLEMENTATION (32 BIT)


67 CHIP ON 8 IN. x 15 IN. CARD

SYBEX






SYBEX

DISK CONTROLLER - SPECIAL LOGIC DIAGRAM



SYBEX



SYBEX

BLANK

SYBEX

APPLICATION OF BIT-SLICE DEVICES TO "NUMBER CRUNCHING"

ARITHMETIC OPERATIONS ON FLOATING POINT DATA

HIGH LEVEL FUNCTIONS

LOGARITHMIC VECTOR


TRIGONOMETRIC MATRIX

HIGH LEVEL LANGUAGES: PL-1, ALGOL, APL, FORTRAN

FLOATING POINT DATA (BINARY SCIENTIFIC NOTATION)

MANTISSA $\times 2^{\text{EXPONENT}}$

EXAMPLE



>10 DECIMAL DIGITS ACCURACY

RANGE 2^{-2048} TO 2^{+2048} APPROX 10^{-600} TO 10^{+600}

SYBEX

FLOATING POINT OPERATIONS

ADDITION

REQUIRES SCALING

$$M \times 2^E + M' \times 2^{E'}$$

NOTE: MANTISSA IS CONSIDERED FRACTIONAL
(I.E. $M < 1$)

IF $E = E'$ THEN

$$M + M' \times 2^E$$

ELSE EQUALIZE THE EXPONENTS BY RAISING THE SMALLER/SCALING ITS FRACTION

$$\text{LET } E = E' + N$$

$$\text{THEN } M' \times 2^{E'} = (M' / 2^N) \times 2^E$$

NOTE: $M' / 2^N$ IS M' SHIFTED DOWN N BITS

IN GENERAL, FLOATING POINT ADDITION:

LET E E' SUCH THAT $E = E' + N$

$$M \times 2^E + M' \times 2^{E'} = M + (M' / 2^N) \times 2^E$$

THE SCALING OPERATION IS THE CRUX OF FLOATING ADD AND SUBTRACT

SYBEX

SUBTRACTION (AS IN ADDITION)

MULTIPLICATION

DOES NOT REQUIRE SCALING

ONLY HIGH ORDER PRODUCT IS USED

$$(M \times 2^E) \times (M' \times 2^{E'}) = (M \times M')_{H.O.} \times 2^{E+E'}$$

DIVISION

$$(M \times 2^E) / (M' \times 2^{E'}) = (M / M') \times 2^{E-E'}$$

SYBEX

FLOATING POINT NORMALIZATION

ALL FLOATING POINT OPERATIONS USE NORMALIZED DATA
AND RETURN NORMALIZED DATA

NORMALIZED = HIGH ORDER JUSTIFIED
I.E. THE BIT TO THE LEFT OF THE SIGN \neq SIGN

THE LAST STEP OF ANY FLOATING POINT OPERATION
IS NORMALIZATION

I.E. SHIFTING MANTISSA UP UNTIL MSB \neq SIGN
ADJUSTING EXPONENT DOWN TO COMPENSATE

MULTIPLY AND DIVIDE REQUIRE AT MOST 1 SHIFT TO NORMALIZE

ADD AND SUBTRACT MAY REQUIRE UP TO 34 SHIFTS
(AND MUST DETECT ZERO SUM OR DIFFERENCE)

SYBEX

FOR A 36 BIT MANTISSA

MULTIPLY AND DIVIDE TAKE 36 ITERATIONS:

ADD AND SUBTRACT MAY REQUIRE UP TO 34 BIT SHIFTS

EXAMPLE MULTIPLY

USING OPTIMAL 2901 CONFIGURATION FOR 36 BITS (W/O DBL LENGTH)

μ CYCLE = 220 NS (175 NS)

36 ITERATIONS FOR MULTIPLY = 7.92 μ SEC (6.30 μ SEC)

(MANTISSA ADDITION CONCURRENT)

PLUS SET UP AND RESTORE 5 CYCLES = 1.10 μ SEC (.88 μ SEC)

FLOATING MUL: 9.02 μ SEC (OR 7.18 FOR FLOATING ONLY CPU)

SYBEX

REDUCTION FOR FLOATING MULTIPLY

FOUR STAGE MULTIPLICATION OF MANTISSAS

$$M = M_H \times 2^{18} + M_L$$

$$M' = M'_H \times 2^{18} + M'_L$$

$$M \times M' = M_H \cdot M'_H \cdot 2^{36} + (M_H \cdot M'_L + M'_H \cdot M_L) \cdot 2^{18} + M_L \cdot M'_L$$


(NOTE: FOR CLOSE APPROXIMATION ONE CAN IGNORE LOWER 18 BITS OF 2^{18} PRODUCT
ALL 36 BITS OF 2^0 PRODUCT)

TOTAL TIME REQUIRED


4 (OR 3) PARALLEL 18 BIT MULTIPLIES = $18 \times 220 \text{ NS} = 3.96 \text{ } \mu\text{SEC}$
($18 \times 175 \text{ NS} = 3.15 \text{ } \mu\text{SEC}$)
PLUS THREE 36 BIT ADDITIONS = 660 NS (525 NS)

FOUR STAGE FLOATING MUL: 4.62 μSEC (3.68 μSEC)

TRAIGHT FLOATING MULTIPLY



OUR STAGE FLOATING MULTIPLY



SYBEX

COST OF SCALING IN FLOATING ADD

ADDITION

THE TIME OF ADDITION IN FLOATING ADD IS NEGLIGIBLE


1 CYCLE - 220 NS

WITHOUT SPECIAL DATA PATHS SCALING MAY TAKE

$34 \times 220 \text{ NS} = 7.48 \mu\text{SEC}$

EXPONENTIAL SHIFTS CAN REDUCE TO

6 MAXIMUM $\times 220 = 1.32 \mu\text{SEC}$ (31 POSITIONS RIGHT, 5 POSITIONS LEFT)



SINGLE CYCLE SHIFT RIGHT 1, 4, 8, 16

SINGLE CYCLE SHIFT LEFT BY ROTATING RIGHT AND DISABLING MUX ABOVE SIGNIFICANT NIBBLE

PLA DECODES EXPONENT DIFFERENCES FOR SCALING SEQUENCE

PLA DECODES LEADING ZERO NIBBLES FOR NORMALIZE SEQUENCE

HARDWARE REQUIRED

18 DUAL 4 LINE TO 1 LINE MUX (74S253)

1 QUAD 2 LINE TO 1 LINE MUX (74S257)

1 PLA

PLA INPUTS DRIVEN FROM EXPONENT ELEMENTS

TOTAL FLOATING ADD <2 μSEC

SYBEX

FLOATING POINT SUMMARY — BIT SLICE APPLICATION

STRAIGHT FORWARD BIT SLICE F.P. IMPLEMENTATION FOR 36/12 DATA

MUL/DIV 7.2 TO 9 μ SEC

ADD/SUB 6.4 TO 8 μ SEC MAX

SPECIAL IMPLEMENTATION WITH BIT SLICES

MUL 3.7 TO 4.6 μ SEC

ADD/SUB 2 μ SEC MAX

THESE FIGURES AVAILABLE WITH CHIP COUNT UNDER 50 FOR DATA PATH ELEMENTS !

CONCLUSION: BIT SLICE DEVICES WILL CERTAINLY FIND THEIR WAY INTO LARGE SCALE COMPUTERS

SYBEX

CHIP REDUCTION

A 48 BIT FLOATING POINT CPU

WITH FAST FUNCTION ARCHITECTURES

WITH MAXIMUM SPEED, MAXIMUM PARALLEL CONTROLLER

(AS IN SECTION 2) WITH 1024 MICROINSTRUCTION ROM

WITH 48 BIT MEMORY/IO BUS

APPROXIMATELY 120 CHIPS

(WITHOUT BIT SLICE LSI: APPROXIMATELY 720 CHIPS)

SPEED

INHERENT CHIP SPEED

ARCHITECTURE ENHANCEMENTS

DISSIPATION REDUCTION

COST

NUMBER CRUNCHERS REDUCED TO MINI COMPUTER PRICES

SYBEX

OUTSIDE THE LABORATORY

PRESENTLY THE POPULATION OF COMPUTERS WITH FLOATING POINTS
100,000 WORLD WIDE

IS THERE ANY USE FOR A MINI PRICED F.P. MACHINE?

NAVIGATION REDUCTION FOR SHIPS AND SMALL PLANES

TRAINING SIMULATORS

COMPLEX FUNCTION MONITORS - INDUSTRIAL CONTROL, AIR CONTROL

PATTERN RECOGNITION APPLICATIONS

VOICE RECOGNITION

SCENE ANALYSIS

DISPLAY SYSTEMS INVOLVING

ROTATION

PERSPECTIVE

DISAPPEARANCE

MILITARY

SYBEX

BIT SLICE MACHINE CHARACTERISTICS

FAST CYCLE

POWERFUL MICROINSTRUCTION

LARGE REGISTER COMPLEMENT

MAKE POSSIBLE MICRO LEVEL INTERPRETERS FOR

APL

ALGOL

PL-1

FORTRAN

EXAMPLE: 2000 CONTROL WORD VERSION OF CHAPTER 3 MACHINE COULD IMPLEMENT COMPLETE
APL - SPEAKING MACHINE.

"POWER TO BURN" IMPLIES REDUCTION OF SOFTWARE DEVELOPMENT

TIME

COST

CRUCIAL IN LARGE SYSTEMS WHERE SOFTWARE/HARDWARE COST IS VERY HIGH

SYBEX

SPECIAL ARCHITECTURES - CHARACTER PROCESSORS

CHARACTER STRING PROCESSING

NARROW DATA: 8 BITS

SIMPLE FUNCTIONS

STRING SEARCH

STRING DELETE

STRING MODIFY

STRING INSERT

SPECIAL FUNCTIONS

CYCLIC REDUNDANCY CHECK

PARITY

OPTIMAL HARDWARE ALLOCATION

CHEAP PROCESSOR AND EXPENSIVE MEMORY

SYBEX

DESIRABLE CHARACTERISTICS

ASYNCHRONOUS MEMORY ACCESS

MANY REGISTERS, ITERATIVE ACCESS

AUTOMATED LOOPS - LOW OVERHEAD

MASK FUNCTION

MULTI - BYTE PARALLEL MEMORY ACCESS


SUCH THAT (BYTES/FETCH) x (FETCH/SECOND) = μ CYCLE/SECOND

MINIMUM μ CYCLE (EFFECTIVE)


ALSO

POSSIBILITY OF MULTIPROCESSORS

SYBEX



PROCESSOR INCLUDING BUFFERS APPROX 26 CHIPS



SYBEX

PROCESSOR CYCLE = 150 NS

(NO END AROUND SHIFTS) :

ITERATIVE ONE INSTRUCTION LOOPS UP TO 16 AT 150 NS/INSTR.

E.G. COMPARE CONTENTS OF 15 REGS TO ONE BYTE

SET LOOP COUNTER = 15

LOAD A COUNTER = 0

LOOP:

CTR A(+1)	ADR B = 15.	A XOR B	BRANCH IF F=0
-----------	-------------	---------	---------------


MAX $2.25 \mu\text{SEC} + .3 \mu\text{SEC} = 2.55 \mu\text{SEC}$

SEARCH 8 CHARACTER SEGMENT FOR 1 OF 8 CHARACTERS

$.3 + 8(.3 + 8(150)) = 12.3 \mu\text{SEC}$

SYBEX

MULTIPLE SERIAL I/O ADAPTOR (UP TO 16 CHANNELS)



ONE REGISTER PER CHANNEL

120 NS CYCLE (NO ARITHMETIC)

ASSUME: 1 SERIAL IN PHASE

1 PARALLEL OUT PHASE

1 PARALLEL IN PHASE

1 SERIAL OUT PHASE


PER OPERATION CYCLE = 480 NS

RATE = 2 MHz/NO. OF CHANNELS

SYBEX

SERIAL PROCESSOR 1 CHIP

EXAMPLE: 16 REGISTER NIBBLE (4 BIT) MACHINE



APPROX 13 CHIPS

200 NS CYCLE

BIT SLICE EMULATIONS OF POPULAR MOS MICROPROCESSORS

BIPOLAR SPEED

PROGRAM COMPATIBILITY

I/O COMPATIBILITY

EXAMPLE

SIGNETICS 80E EMULATION OF 8080A

USES SIGNETCS (INTEL) 3000 SERIES

TWO TO TWELVE TIMES FASTER DEPENDING
ON APPLICATION

SYBEX

BLANK

SYBEX

6. DEVELOPMENT AIDS

SYBEX

1. ROM SIMULATOR


VARIABLE CONFIGURATION

PLUG IN SIMULATION OF ROMS

100 NS PERFORMANCE MAY REQUIRE SLOW CLOCK

PAPER TAPE LOADING -- TTY DUMPING

FRONT PANEL INSTRUCTION MODIFICATION AND VERIFICATION



In the system shown, the ROM Simulator simultaneously replaces the ROMs in both the microprogram and macroprogram store allowing the machine language code to be changed to find or patch a problem.

2. PROMS, EROMS, FPLAS
3. PORTABLE PROM AND PLA PROGRAMMERS
4. USER DEFINED ASSEMBLERS (E.G. RAPID)

SPEEDS DEFINITION OF MICROPROGRAM

CONVERTS SYMBOLIC PROGRAM TO ROM BIT PATTERNS

ACCEPTS USER DEFINITION OF

WORD LENGTH

FIELDS IN WORD, MULTIPLE FORMATS IF NECESSARY

VALID SYMBOLS

BINARY EQUIVALENT OF SYMBOLS

GENERATES ROM (TAPE OR CARD) IMAGE

RUNS ON IBM OR OTHER HOST SYSTEMS

VERY USEFUL IN CONJUNCTION WITH ROM SIMULATOR

SYBEX

DEVELOPMENT AIDS - CONTINUED

5. DEVICE SIMULATORS (E.G. ICE - 30)


FOR DEBUGGING LOGICAL DESIGN OF SYSTEM
EMULATES DEVICE (E.G. 3001 INTEL) IN CIRCUIT
ALLOWS CONTROL AND MONITORING OF SIGNALS

SYBEX

- FROM DATA I/O
- PROGRAMS INTERSIL AND SIGNETICS
- INPUT:
 - KEYBOARD
 - MARK SENSE CARDS
 - ASC II TAPE

SYBEX

DATA I/O MODEL X ALLOWS UP TO 63 PRODUCT TERMS



7. CONCLUSION

SYBEX

BIT SLICES ARE A POWERFUL BUT FLEXIBLE UNIT OF INTEGRATION.

- WIDE RANGE OF APPLICATION COMPLEXITY
- WIDE RANGE OF PERFORMANCE
- SIGNIFICANT REDUCTIONS IN COST, CHIP COUNT AND DISSIPATION MADE POSSIBLE FOR GIVEN ARCHITECTURE
- SIGNIFICANT ENHANCEMENT IN COMPUTATIONAL POWER, SPEED, RELIABILITY FOR GIVEN COST / SPACE / COOLING

SYBEX

BIT - SLICE DEVICES WILL BECOME A STANDARD DESIGN ELEMENT.

1. ARCHITECTURES OF DEVICES ARE CONVERGING
2. SECOND SOURCES ARE PROLIFERATING
3. USERS ARE PROLIFERATING
4. CUSTOMER DEMANDS FOR > MICROCOMPUTER HARDWARE ARE PROLIFERATING
5. BIT - SLICE DEVICES MERGE VERY WELL WITH OTHER LSI (PLA'S, ROM'S, RAM'S, I / O DRIVERS, INTERRUPT HANDLERS, ETC.)

SYBEX

SUMMARY

1-3

THIS COURSE HAS EXAMINED THE BIT - SLICE TECHNOLOGY

IN RELATION TO :

THE EVOLUTION OF CPU DESIGN.

LSI CRITERIA.

THE DESIGN PROCESS OF A MODERN CPU.

OTHER APPLICATIONS FROM THE MICRO LEVEL TO

THE NUMBER CRUNCHER LEVEL.

ITS INTEGRATION WITH OTHER LSI DEVICES

AND IT HAS PRESENTED A SURVEY OF THE EXISTING BIT - SLICE
DEVICES AND SOME OF THE PRODUCTS IN WHICH THEY ARE USED.

SYBEX

8. APPENDICES

SYBEX

FAMILY CHARACTERISTICS	SSI GATES	FLIP-FLOPS	MSI ALU
	Propagation Delay	Toggle Rate	4-Bit Add Time
STANDARD TTL 54/7400 Series SSI and MSI—112 types 8200 Series MSI—60 types 8T Series Interface—36 types Standard "gold doped" TTL is the industry's longest selling digital logic family still in high volume production. New system designs generally favor the Low Power Schottky TTL equivalent functions.	10ns at 10mW	25 MHz	28 ns
LOW POWER SCHOTTKY TTL 54/74LS00 Series SSI and MSI—79 types 3000 Series Microprocessor Set Low power Schottky provides the same speed as standard TTL at 1/5 the power. The power savings and LSI potential are encouraging the use of 74LS in most new system designs.	10ns at 2mW	30 MHz	21 ns
HIGH SPEED TTL 54/74H00 Series SSI—30 types 8200 Series MSI—18 types Higher speed versions of standard TTL SSI devices. Generally being replaced by Schottky TTL in new designs.	6ns at 22mW	45 MHz	no MSI
SCHOTTKY TTL 54/74S00 Series SSI and MSI—55 types Schottky TTL uses a diode clamp design to insure the highest speed possible at TTL logic levels.	3ns at 30mW	90 MHz	11ns
ECL 10,00 Series SSI and MSI—69 types ECL devices use a narrow logic swing to provide the highest speed standard logic family for use in large mainframe computers and test equipment.			

SYBEX

TTL EQUIVALENT

The 5701/6701 is similar in function to the 25 TTL MSI packages listed below. It saves 375 I/O pins, 5.6 watts and 30 square inches of board area.

TABLE 1

Function	TTL#	#14 Pin or #16 Pin Pkgs.	#24 Pin Pkgs.	Advertised Gate Complexity (Each Pkg.)	Gate Complexity Total	Typical Power Each (Watts)	Total Power (Watts)
32 x 9 & 8 x 8 ROMs	7488	3		70	210	.50	1.50
16 x 4 Multiport RAM	74172		4	110*	440	.56	2.24
Arithmetic Logic Unit	74181		1	75	75	.55	.55
Storage Latches	7475	2		28	56	.16	.32
J-K Flip Flop (Q Reg)	74107	2		22	44	.10	.20
4 to 1 MUX	74153	6		16	96	.20	1.20
O/I True Complement	74H87	2		18	36	.27	.54
Dual 4 Bit Select	74157	2		15	30	.15	.30
Quad 2 to 1 MUX with 3 State Outputs	74S257	2		15	30	.30	.60
3 State Buffer	DM8094	1		5	5	.18	.18
Totals		20	5		1022		6.63

*The 74172 is advertised at 201 gate complexity but we are using only 2 of the 3 address capability, hence we have counted it as 110 gates.

SYBEX

APPENDIX C: CARRY LOOK-AHEAD LOGIC

ALU FUNCTIONS (AM 2901)

LOGIC FUNCTIONS FOR G, P, C_{n+4}, AND OVR

The four signals G, P, C_{n+4}, and OVR are designed to indicate carry and overflow conditions when the Am2901 is in the add or subtract mode. The table below indicates the logic equations for these four signals for each of the eight ALU functions. The R and S inputs are the two inputs selected according to Figure 2.

Definitions (+ = OR)

$$P_0 = R_0 + S_0 \quad G_0 = R_0 S_0$$

$$P_1 = R_1 + S_1 \quad G_1 = R_1 S_1$$

$$P_2 = R_2 + S_2 \quad G_2 = R_2 S_2$$

$$P_3 = R_3 + S_3 \quad G_3 = R_3 S_3$$

$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_n$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n$$

I ₈₄₃	Function	\bar{P}	\bar{G}	C _{n+4}	OVR
0	R + S	$\overline{P_3 P_2 P_1 P_0}$	$\overline{G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0}$	C ₄	C ₃ ∨ C ₄
1	S - R	← Same as R + S equations, but substitute \bar{R}_i for R _i in definitions →			
2	R - S	← Same as R + S equations, but substitute \bar{S}_i for S _i in definitions →			
3	R ∨ S	LOW	$P_3 P_2 P_1 P_0$	$\overline{P_3 P_2 P_1 P_0} + C_n$	$\overline{P_3 P_2 P_1 P_0} + C_n$
4	R ∧ S	LOW	$\overline{G_3 + G_2 + G_1 + G_0}$	$G_3 + G_2 + G_1 + G_0 + C_n$	$\overline{G_3 + G_2 + G_1 + G_0 + C_n}$
5	$\bar{R} \wedge S$	LOW	← Same as R ∧ S equations, but substitute \bar{R}_i for R _i in definitions →		
6	R ∨ \bar{S}	← Same as R ∨ S, but substitute \bar{R}_i for R _i in definitions →			
7	$\bar{R} \vee \bar{S}$	$G_3 + G_2 + G_1 + G_0$	$P_3 G_3 + P_3 P_2 G_2 + P_3 P_2 P_1 G_1 + P_3 P_2 P_1 P_0$	$P_3 G_3 + P_3 P_2 G_2 + P_3 P_2 P_1 G_1 + P_3 P_2 P_1 P_0 (G_0 + \bar{C}_n)$	Complement of C _{n+4} at left

.. OR

SYBEX

DEVICE	DESCRIPTION				
CAMS					
8220	8-bit CAM	4 x 2	OC	40	C
10155	16-bit CAM	8 x 2	OE	13	M,C
SAMS					
82S12	32-bit SAM	8 x 4	OC	35	C
82S112	32-bit SAM	8 x 4	TS	35	C
RAMS					
82S21	64-bit RAM	32 x 2	OC	50	C
82S25	64-bit RAM	16 x 4	OC	50	M,C
54/74S89	64-bit RAM	16 x 4	OC	50	M,C
54/74S189	64-bit RAM	16 x 4	TS	35	M,C
3101A	64-bit RAM	16 x 4	OC	35	M,C
82S16	256-bit RAM	256 x 1	TS	50	M,C
82S17	256-bit RAM	256 x 1	OC	50	M,C
82S116	256-bit RAM	256 x 1	TS	40	C
82S117	256-bit RAM	256 x 1	OC	40	C
54/74S200	256-bit RAM	256 x 1	TS	50	M,C
54/74S201	256-bit RAM	256 x 1	TS	50	M,C
54/74S301	256-bit RAM	256 x 1	OC	50	M,C
10144	256-bit RAM	256 x 1	OE	30	M,C
82S10	1024-bit RAM	1024 x 1	OC	45	M,C
82S11	1024-bit RAM	1024 x 1	TS	45	M,C
93415A	1024-bit RAM	1024 x 1	OC	45	M,C
93425A	1024-bit RAM	1024 x 1	TS	45	M,C
ROMS					
82S226	1024-bit ROM	256 x 4	OC	50	M,C
82S229	1024-bit ROM	256 x 4	TS	50	M,C
82S230	2048-bit ROM	512 x 4	OC	50	M,C
82S231	2048-bit ROM	512 x 4	TS	50	M,C
82S214	2048-bit ROM	256 x 8	TS	60	M,C
8228	4096-bit ROM	1024 x 4	TTL	75	C
82S215	4096-bit ROM	512 x 8	TS	60	M,C
PROMS					
82S23	256-bit PROM	32 x 8	OC	50	M,C
82S123	256-bit PROM	32 x 8	TS	50	M,C
10139	256-bit PROM	32 x 8	OE	20	M,C
82S27	1024-bit PROM	256 x 4	OC	40	C
82S128	1024-bit PROM	256 x 4	OC	50	M,C
82S129	1024-bit PROM	256 x 4	TS	50	M,C
10149	1024-bit PROM	256 x 4	OE	17	M,C
82S114	2048-bit PROM	256 x 8	TS	60	M,C
82S130	2048-bit PROM	512 x 4	OC	50	M,C
82S131	2048-bit PROM	512 x 4	TS	50	M,C
82S115	4096-bit PROM	512 x 8	TS	60	M,C
82S136	4096-bit PROM	1024 x 4	OC	60	M,C
82S137	4096-bit PROM	1024 x 4	TS	60	M,C
FPLA					
82S100	FPLA	16 x 48 x 8	TS	50	M,C
82S101	FPLA	16 x 48 x 8	OC	50	M,C

TEMPERATURE RANGE

C - Commercial (0°C to +75°C)
M - Military (-55°C to +125°C)
All ECL 10/000 (-30°C to +85°C)

OUTPUT

TS - Tri State
OC - Open Collector
OE - Open Emitter

MOS MEMORIES

Signetics offers a broad line of MOS memories and memory-related products with many different access modes, architectures and speeds. Sizes range from 100 bits to 8192 bits on a single chip.

The memory products listed on the following pages can be categorized by both technology and product type. Basically, two technologies are used in the manufacture of Signetics MOS memory products. These are:

- P-Channel, Silicon Gate
- N-Channel, Ion-Implanted Silicon Gate

The P-Channel process is used in Signetics' 2500 series and the N-Channel is used in both the 2100 and 2600 series.

The 2500 series consists of shift registers—both static and dynamic, character generators and custom programmable ROMs, 256-bit static RAMs and 1103 type dynamic RAM.

The 2100 series is a family of 1024-bit static RAMs. This family consists of standard devices (2102), low power devices (21L02), high speed types (21F02),

and military products (M2102). This series give designer the choice of access times from 250 to 1.0us and power supply currents from 40mA to 70mA.

The 2600 series consists of a 256 x 4 static FET 4096 x 1 dynamic RAMs, and a 1024 x 8 mbit programmable ROM. All N-Channel devices operate with a single 5V power supply and are compatible.

Most MOS memory products are available under Signetics Upgraded Product Reliability (SU Program) and both products and processes are continually monitored under Signetics' SURE Reliability Program. Both programs are described elsewhere in this catalog.

A variety of packaging options are available for most MOS memory products. They are:

- A = 14-pin Silicon DIP
- N = 24-pin Silicon DIP
- B = 16-pin Silicon DIP
- TA = 8-pin TO-99
- F = 16-pin CERDIP
- V = 8-pin Silicon DIP
- I = Ceramic DIP
- XA = 18-pin Silicon DIP
- K = 10-pin TO-100

		ORGANIZATION	SIGNETICS PART NUMBER	ACCESS TIME (ns)	POWER SUPPLY	PACKAGE
MEMORIES	STATIC RAM	256 x 1	1101/2501	1000	+5, -9, -9	B, I
		256 x 1	25L01	1000	+5, -12	B, I
		256 x 4	2606	750	+5, 0	B, F
		256 x 4	2602-1	500	+5, 0	B, F, I
		1024 x 1	2102/2602	1000	+5, 0	B, F, I
		1024 x 1	2102-1/2602-1	500	+5, 0	B, F, I
		1024 x 1	2102-2/2602-2	650	+5, 0	B, F, I
		1024 x 1	21F02	350	+5, 0	B, F, I
		1024 x 1	21F02-4	450	+5, 0	B, F, I
		1024 x 1	21L02	1000	+5, 0	B, F, I
		1024 x 1	21L02-1	500	+5, 0	B, F, I
		1024 x 1	21L02-2	650	+5, 0	B, F, I
		1024 x 1	21L02-3	400	+5, 0	B, F, I
		1024 x 1	M2102-4	450	+5, 0	F, I
	1024 x 1	M2102-6	650	+5, 0	F, I	
	DYNAMIC RAM	1024 x 1	1103	310	+16, 0, +19	XA, I
		1024 x 1	1103-1	180	+19, 0, +21	XA, I
		4096 x 1	2680	200-300	+12, +5, 0, 5	I, F
		4096 x 1	2660	200-350	+12, +5, 0, -5	I, F
	STATIC ROM	512 x 8	2530	700	+5, 0, -12	N, I
1024 x 8		2608	650	+5, 0	I	
2048 x 4		2580	950	+5, 0, -12	N, I	
CHARACTER GENERATORS	64 x 8 x 5	2513	600	+5, 0, -12	N, I	
	64 x 6 x 8	2516	600	+5, -12	N, I	
	64 x 9 x 9	2526	700	+5, 0, 12	N, I	

MOS MEMORIES

	ORGANIZATION/ REGISTER LENGTH	SIGNETICS PART NUMBER	SPEED (MHz)	POWER SUPPLY	PACKAGE
STATIC	32 x 6	2518	2.0) $\frac{3}{4}$, [$\frac{1}{2}$ / $\frac{1}{4}$	B, I
	40 x 6	2519	2.0	+5, -12	B, I
	50 x 2	2509	1.5	+5, -5, -12	A, K
	80 x 4	2532	1.5	+5, 0, -12	B, I
	100 x 2	2510	1.5	+5, -5, -12	A, K
	128 x 2	2521	1.5	+5, -12	V
	132 x 2	2522	1.5	+5, -12	V
	200 x 2	2511	1.5	+5, -5, -12	A, K
	240 x 2	2529	1.5	+5, -12	V
	250 x 2	2528	1.5	+5, -12	V
	256 x 2	2527	1.5	+5, -12	V
	1024 x 1	2533	1.5	+5, 0, -12	V
DYNAMIC	100 x 2	2506/7/17	3.0	+5, -5	T, V
	256 x 4	2502/1402	8.0	+5, -5	B, I
	512 x 1	2505	2.5	+5, -5	K
	512 x 1	2524	3.0	+5, -5	V
	512 x 2	2503/1403	8.0	+5, -5	TA, V
	1024 x 1	2504/1404	8.0	+5, -5	TA, V
	1024 x 1	2525	3.0	+5, -5	V
	1024 x 1	2512	2.5	+5, -5	K

MOS MEMORIES CROSS REFERENCE

AMD	SIGNETICS
AM1402A/2802	1402B
AM1402APC	2502B
AM1403A/2803	1403TA
AM1403A	2503TA
AM1404A/2804	1404V
AM1404A	2504TA
AM1405A/2805	1405K
AM1506T	1506V
AM1507T	2506T/2517T
AM2505K	2505K
AM2806HC	2512K
AM2807PC	2524V
AM2808PC	2525V
AM2809PC	2521V
AM2833PC	2533V

FAIRCHILD	SIGNETICS
3343	2521V
3344	2522V
3347	2532B
3349	2518B
3533	2533V

G.I.	SIGNETICS
2509	2509K
2510	2510A
2511	2511A
2533	2533V

INTERSIL	SIGNETICS
IM7712C	2512K
IM7722C	2525V
IM7780C	3347

INTEL	SIGNETICS
C1402A	1402B/2502B
C1403A	1403TA/2503TA
M1404A	2504TA
M1405A	1405K/2505K

MOSTEK	SIGNETICS
MK1007P	2532B

M.I.I.	SIGNETICS
MF1402A	2502B
MF1403A	2503TA
MF1405A	2504TA
MF1406	2506T
MF1407	2517T

NATIONAL	SIGNETICS
MM506H	1506V/2506T
MM507H	1507T/2517T
MM1402A	1402B/2502B
MM1403A	1403TA/2503TA
MM1404A	1404V/2504TA
MM2521	2521V
MM2522	2522V
MM5058	2533V

T.I.	SIGNETICS
TMS3112NC	2518B
TMS3120NC	2532B
TMS3128NC	2521V
TMS3129NC	2522V
TMS3133NC	2533V

MOS MEMORIES CROSS REFERENCE

MOS N-CHANNEL RAMS

AMD	SIGNETICS
:2102	2102F
:2102-1	2102-1F
:2102-2	2102-2F
2102	2102B/2602B
2102-1	2102-1B/2602-1B
2102-2	2102-2B/2602-2B
M9102DC	21F02-4F
M9102PC	21F02-4B
M91L02ADC	21L02-1F
M91L02ADM	M2102-41
M91L02APC	21L02-1B
M91L02BDC	21L02-3F
M91L02BPC	21L02-3B
M91L02DC	21L02-2F
M92L02DM	M2102-61
M91L02PC	21L02-2B

IRCHILD	SIGNETICS
I2FDC	21F02F
2FPC	21F02B
2DC	2102-2F
2PC	2102-2B
2-1DC	21F02-4F
2-1PC	21F02-4B

ERSIL	SIGNETICS
552C	2102B/2602B
552-1C	2102-1B/2602-1B
552-2C	2102-2B/2602-2B

MEMORIES

INTEL	SIGNETICS
C2012	2102F
C2102-1	2102-1F
C2102-2	2102-2F
C2102A	21F02F
C2102A-2	21F02-2F
C2102A-4	21F02-4F
C2107A	26041
MC2102A-4	M2102-41
MC2102A-6	M2102-61
P2102	2102B/2602B
P2102-1	2102-1B/2602-1B
P2102-2	2102-2B/2602-2B
P2102A	21F02B
P2102A-2	21F02-2B
P2102A-4	21F02-4B

MOSTEK	SIGNETICS
MK4102	2102B/2602B
MK4102-1	2102-1B/2602-1B

M.I.L.	SIGNETICS
MF2102	2102B/2602B
MF2102-1	2102-1B/2602-1B
MF2102-2	2102-2B/2602-2B

NATIONAL	SIGNETICS
MM2102D	2102B/2602B
MM2102-1	2102-1B/2602-1B
MM2102-2	2102-2B/2602-2B

T.I.	SIGNETICS
TMS4033	2602-2B
TMS4033JL	21F02-4F
TMS4033NL	21F02-4B
TMS4034	2602-1B
TMS40334JL	2102-2F
TMS4034NL	2102-2B
TMS4035	2602B
TMS4035JL	2102F
TMS4035NL	2102B

MOS P-CHANNEL RAMS

AMD	SIGNETICS
AM1101A1	1101B
P1101A	2501B

INTERSIL	SIGNETICS
IM7501/11/12C	1101B/2501B

INTEL	SIGNETICS
P1101A	2501B
P1101A1	1101B
P1103	1103XA

MOSTEK	SIGNETICS
MK4007	2501B/25L01B
MK4007P	1101B


M. I. L.	SIGNETICS
MF1101A	1101B/2501B
MF1103	1103XA

NATIONAL	SIGNETICS
MM1101A	2501B
MM1101A1	1101B


MOS RAMS

G.I.	SIGNETICS
2580	2580N


64 BITS (16 WORDS BY 4 BITS)
'S189, 'S289



256 BITS (256 WORDS BY 1 BIT)
'S201, 'S301



1024 BITS (1024 WORDS BY 1 BIT)
SN74S209, SN74S309



Pin assignments for all of these memories are the same for all packages.

- Schottky-Clamped for High Performance
- Full On-Chip Decoding and Fast Chip-Enable Simplify System Decoding
- P-N-P Inputs Reduce Loading on System Buffers/Drivers
- Choice of 3-State or Open-Collector Outputs

TYPE NUMBER (PACKAGES)		TYPE OF	BIT SIZE	TYPICAL ACCESS TIMES	WRITE CYCLE TIME		
-55°C to 125°C	0°C to 70°C	OUTPUT(S)	(ORGANIZATIONS)	CHIP SELECT	ADDRESS	SN54S'	SN74S'
SN54S189J, WJ	SN74S189J, NJ	3 State	64 Bits				
SN54S289J, WJ	SN74S289J, NJ	Open-Collector	(16 W x 4-B)	12 ns	25 ns	25 ns	25 ns
SN54S201J, WJ	SN74S201J, NJ	3 State	256 Bits				
SN54S301J, WJ	SN74S301J, NJ	Open-Collector	(256 W x 1-B)	13 ns	42 ns	100 ns	65 ns
	SN74S209J, NJ	3-State	1024 Bits				
	SN74S309J, NJ	Open-Collector	(1024 W x 1-B)	20 ns	70 ns		150 ns

description

These monolithic TTL memories feature Schottky clamping for high performance, a fast chip select access time to enhance decoding at the system level, and the 'S201 and 'S209 RAMs utilize inverted-cell memory elements to achieve high densities. The memories feature p-n-p input transistors that reduce the low-level input current requirement to a maximum of -0.25 milliamperes, only one-eighth that of a Series 54S/74S standard load factor.

A three-state-output version and an open-collector-output version are offered for each of the three organizations. A three-state output offers the convenience of an open-collector output with the speed of a totem-pole output; it can be bus-connected to other similar outputs, yet it retains the fast rise time characteristic of the TTL totem-pole output. An open-collector output offers the capability of direct interface with a data line having a passive pull-up.

write cycle

Information to be stored in the memory is written into the selected address (AD) location when the chip enable (\overline{CE}) and the read/write (R/W) inputs are low. While the read/write input is low, the memory output(s) is(are) off (three-state = Hi-Z, open-collector = high). When a number of outputs are bus-connected, this off state neither loads nor drives the data bus; however, it permits the bus line to be driven by other active outputs or a passive pull-up.

read cycle

Information stored in the memory (see function table for input/output phase relationship) is available at the output(s) when the read/write input is high and the chip-enable input(s) is(are) low. When one(or more) chip-enable input is(are) high, the output(s) will be off.

TTL MEMORIES

SERIES 54/74, 54S/74S PROGRAMMABLE READ-ONLY MEMORIES

BULLETIN NO. DL 5 751225B, MAY 1975


Titanium-Tungsten (Ti-W) Fuse Links for Fast, Low-Voltage, Reliable Programming

All Schottky-Clamped PROM's Offer:
Fast Chip Select to Simplify System Decode
Choice of Three-State or Open-Collector Outputs
P.N.P Inputs for Reduced Loading on System Buffers/Drivers


- Full Decoding and Chip Select Simplify System Design
- Applications Include:
Microprogramming/Firmware Loaders
Code Converters/Character Generators
Translators/Emulators
Address Mapping/Look-Up Tables

TYPE NUMBER (PACKAGES)		BIT SIZE (ORGANIZATION)	OUTPUT CONFIGURATION	TYPICAL ACCESS TIME (ns)	
-55°C to 125°C	0°C to 70°C			FROM ADDRESS	FROM CHIP SELECT
SN54186(J, W)	SN74186(J, N)	512 bits (64 W x 8 B)	open-collector	60	55
SN54188A(J, W)	SN74188A(J, N)	256 bits (32 W x 8 B)	open-collector	30	34
SN54S188(J, W)	SN74S188(J, N)		open-collector	25	12
SN54S288(J, W)	SN74S288(J, N)		three-state	25	12
SN54S287(J, W)	SN74S287(J, N)	1024 bits (256 W x 4 B)	three state	42	15
SN54S387(J, W)	SN74S387(J, N)	2048 bits (256 W x 8 B)	open-collector	42	15
SN54S470(J)	SN74S470(J, N)		open-collector	50	20
SN54S471(J)	SN74S471(J, N)	4096 bits (512 W x 8 B)	three state	50	20
SN54S472(J)	SN74S472(J, N)		three state	55	20
SN54S473(J)	SN74S473(J, N)	512 bits (64 W x 8 B)	open-collector	55	20
			open-collector		


512 BITS
164 WORDS BY 8 BITS
186




256 BITS
132 WORDS BY 8 BITS
188A, 188B, 288B




1024 BITS
1256 WORDS BY 4 BITS
287, 387



2048 BITS
256 WORDS BY 8 BITS
470, 471



4096 BITS
512 WORDS BY 8 BITS
472, 473



Pin assignments for all of these memories are the same for all packages.

NC: No internal connection.
TO: Used for testing purposes.
The top of TO is unconnected.

Option

These monolithic TTL programmable read-only memories (PROM's) feature titanium-tungsten (Ti-W) fuse links with each link designed to program in one millisecond or less. The Schottky-clamped versions of these PROM's offer considerable flexibility for upgrading existing designs or improving new designs as they feature full Schottky clamping for improved performance, low current MOS compatible p-n-p inputs, choice of bus driving three state or open-collector outputs, and improved chip select access times.

The high complexity 2048- and 4096-bit PROM's can be used to significantly improve system density for fixed memories as are offered in the 20 pin dual in line package having pin-row spacings of 0.300 inch.

TTL MEMORIES

SERIES 54/74, 54S/74S READ-ONLY MEMORIES

BULLETIN NO. DL 5 761275B, MAY 1978

- Mask-Programmed Memories That Can Replace PROMs
- Full On-Chip Decoding and Fast Chip Select(s) Simplify System Decoding
- All Schottky-Clamped ROMs Offer
 - Choice of 3-State or Open-Collector Outputs
 - P-N-P Inputs for Reduced Loading on System Buffers/Drivers
- Applications Include:
 - Microprogramming Firmware/Firmware Loaders
 - Code Converters/Character Generators
 - Translators/Emulators
 - Address Mapping/Look-Up Tables

TYPE NUMBER (PACKAGES)		TYPE OF OUTPUT(S)	BIT SIZE ORGANIZATION	TYPICAL ACCESS TIMES	
-65°C to 125°C	0°C to 70°C			CHIP-SELECT	ADDRESS
SN5408AJ, WJ	SN7408AJ, NJ	Open-Collector	256 Bits (32 W x 8 B)	22 ns	26 ns
SN54187IJ, WJ	SN74187IJ, NJ	Open-Collector	1024 Bits (256 W x 4 B)	20 ns	40 ns
SN545270J	SN745270J, NJ	Open-Collector	2048 Bits (512 W x 4 B)	16 ns	45 ns
SN545370J	SN745370J, NJ	3-State	(512 W x 4 B)		
SN545271J	SN745271J, NJ	Open-Collector	2048 Bits	15 ns	45 ns
SN545371J	SN745371J, NJ	3-State	(256 W x 8 B)		

description

These monolithic TTL custom-programmed read-only memories (ROMs) are particularly attractive for applications requiring medium to large quantities of the same bit pattern. Plug-in replacements can be obtained for most of the popular TTL PROMs.

The high-complexity 2048-bit ROMs can be used to significantly improve system bit density for fixed memory as all are offered in compact 16- or 20-pin dual-in-line packages having pin-row spacings of 0.300-inch.


The Schottky-clamped versions offer considerable flexibility for upgrading existing designs or improving new designs as they feature improved performance; plus, they offer low-current MOS-compatible p-n-p inputs, choice of bus-driving three-state or open-collector outputs, and improved chip-select access times.

Data from a sequenced deck of data cards punched according to the specified format are permanently programmed by the factory into the monolithic structure for all bit locations. Upon receipt of the order, Texas Instruments will assign a special identifying number for each pattern programmed according to the order. The completed devices will be marked with the appropriate TI special device number. It is important that the customer specify not only the output levels desired at all bit locations, but also the other information requested under ordering instructions.


The three-state outputs offer the convenience of an open-collector output with the speed of a totem-pole output: they can be bus-connected to other similar outputs yet they retain the fast rise time characteristic of the TTL totem-pole output. The open-collector outputs offer the capability of direct interface with a data line having a passive pull-up.

Word-addressing is accomplished in straight positive-logic binary and the memory may be read when all CS inputs are low. A high at any CS input causes the outputs to be off.


256 BITS (32 WORDS BY 8 BITS)




1024 BITS (256 WORDS BY 4 BITS)



2048 BITS (512 WORDS BY 4 BITS)



2048 BITS (256 WORDS BY 8 BITS)



Pin assignments for all of these memories are the same for all packages.

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

APPENDIX E: INTEGRATED INJECTION LOGIC

I² L BIPOLAR LOGIC

DESCRIPTION OF GATE

IMPLEMENTATION OF LOGIC

FABRICATION

INTERFACING

FROM TEXAS INSTRUMENTS

SYBFY

INTEGRATED INJECTION LOGIC, I^2L

I^2L is a highly efficient new bipolar technology which reduces a basic gate function to a single current injected transistor switch. The logical simplicity of a single geometry gate, requiring no isolation, no load resistors and no ground metallization, achieves gate component densities 10 times those of conventional TTL or CMOS. I^2L gates can be operated along a virtually constant speed/power product value over better than 5 magnitudes of injector current - from picoamps to microamps - at speeds ranging from hundreds of microseconds to tens of nanoseconds (Figure 21). They can be powered up for maximum speed then powered down without loss of function or data.

In addition, I^2L gates are static, requiring no multiphase clocks, and are capable of stable operation in severe temperature environments.




FIGURE 21. I^2L GATE PERFORMANCE RANGE

I²L_GATE

The basic I²L gate is a NPN grounded-emitter transistor switch as shown in Figure 22. Invertive NAND logic is implemented, and logical isolation is accomplished by the use of multiple collector outputs (C1 and C2). When the base (B) is open or high and an injector (Ep) current source (I) is applied, the I²L NPN transistor is normally biased "on" (low-level output) by the current (I) supplied by a PNP current-injector transistor. Switching action is accomplished by the steering of this injector current. As shown on the inverter/buffer schematic, low input voltage to the base (B) of less than one V_{BE} (750mV) starts pulling injector current out of the input through the "on" (low) output of the driving gate. When the driving gate reaches a V_{CEsat}, the input is robbed of its base drive, and the driven I²L transistor/gate turns off causing its open-collector output to assume a high logic level. As with any open-collector logic, this output voltage level is determined by the load circuit or "pull-up" utilized. Internally, for a typical I²L circuit design, this is simply the clamp level at the input of the next stage, one V_{BE} (750mV above ground). A high input logic level is achieved by default whenever a low-impedance driver of less than one V_{BE} potential is absent from the input. Deprived of a ground path of less than one V_{BE} potential, the injector current will forward bias the I²L transistor/gate "on" and produce an output low logic level one V_{CEsat} above ground, typically 50mV. A typical I²L internal logic swing of 700mV, from a V_{CEsat} of 50mV to a V_{BE} of +750mV, is thereby achieved by current steering of a NPN switch.




FIGURE 22. BASIC I²L GATE

Note that the base region of the NPN transistor serves as an N-wide input. A number of steering inputs can be connected to the base. As all of these inputs are common to the base, and each is driven by a separate output source, logical ambiguity of the drivers can be avoided only if each driver exists as an individual source. Hence, the mechanism used is individual collectors for each load. Of the two collectors illustrated, C1 may be connected as the base input of another gate. Simultaneously, this same base may be driven by the collector of another NPN gate.

IMPLEMENTING I²L LOGIC

Figure 23 displays the manner in which I²L transistors/gates are interconnected to perform logic. The NAND gate logic diagrammed is that of a common D-type flip flop. The schematic directly below it is the same D-type flip flop in I²L logic at a component count of one transistor/gate.




FIGURE 23. I²L D-TYPE FLIP FLOP LOGIC

The logic diagram indicates that each gate input is a discrete entity; whereas, the I²L schematic shows that each base input has more than one driving source. The requirement for multiple isolated I²L collectors becomes quite evident as they identify the active and inactive driving sources; or, in other words, they isolate each discrete logical decision.

The common clock input, to the two logic gates, drives two isolated inputs. Separate clock inputs, shown in the I²L schematic, would be driven from isolated (individual) collectors of the same npn transistor.

ATION

s-section of two I^2L gates is shown in Figure 24. The N^+ circuit sub-serves as both the mechanical base for fabrication and a common ground or interconnection of all the grounded-emitter transistor/gates in a thick I^2L structure. One reason for I^2L high densities is apparent here: face metallization is required for ground interconnections as the entire substrate serves this purpose. N epitaxial, grown on top of substrate, provides both the grounded-emitter region of the vertical NPN and the grounded-base region of the lateral PNP injector. The second diffusion serves as both the P base region of the vertical NPN collector of the lateral PNP injector. The second diffusion then completes the I^2L component geometries by providing the multiple-collector N^+ of the vertical NPN. Metallization is then deposited and etched to provide an interconnection between I^2L transistors/gates. Note that the lateral is integrated into the vertical NPN and therefore does not exist as a separate component. A symmetrical lateral PNP transistor can be utilized as a current injector for multiple NPN/gates. Non-isolated I^2L density is enhanced by the fact that the single transistor gate requires no electrical isolation.




FIGURE 24. MONOLITHIC I^2L STRUCTURE

SBP0400 ELECTRICAL CHARACTERISTICS

NG

Input/output characteristics were selected with one objective in mind - full TTL compatibility. The schematics and characteristics of the SBP0400 are shown in Figure 25. The circuit chosen is actually an RTL configuration modified for TTL compatibility. A threshold of nominally +1.5 volts is achieved by use of two 10K ohm resistors acting as a voltage divider to boost the one V_{BE} threshold of the input transistor to the required electrical characteristics are plotted as input current versus input voltage for both the 10K and 20K ohm load lines and the threshold knee at +1.5 volts. The high-threshold characteristics were chosen to reduce input loading and

increase the input noise margin over a standard TTL input yet retain full capability with virtually all 5 volt logic families. The I²L input also utilizes an input-clamping diode to limit negative excursions, "ringing", on the receiving end of a transmission line.






FIGURE 25. SCHEMATICS OF EQUIVALENT INPUTS, OUTPUTS, INPUTS/OUTPUTS

The output schematic is identical with that of an open-collector TTL circuit. The output characteristics are similar to that of the TTL output, but the I²L output demonstrates a considerably improved low-level output voltage, typically 0.06V, at rated load currents. Typical V_{OL} versus I_{OL} is shown in Figure 26. The output high logic level, as well as output rise times, and next stage input noise immunity are a function of the load circuit used. The load can be:

- The input of the next stage if no source current is required.
- A discrete pull-up resistor for greater noise immunity and improved rise times.

Common input/output configurations are also utilized for improved functional performance and increased packing densities. The schematic is recognizable as a "joining" of the separate input/output schematics and electrical characteristics already described.



APPENDIX F: FIELD PROGRAMMABLE LOGIC ARRAYS

SIGNETICS 82S100/82S101 DEVICE DESCRIPTION

FPLA MANUAL FUSER CIRCUIT

FEBRUARY 1976

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

82S100 (Tri-State Outputs) and the 82S101 (Open Collector Outputs) are Bipolar Programmable Logic Arrays, containing 48 Product terms (AND terms), and 8 Sum terms (OR terms). Each OR term controls an output function which can be programmed either true active-High (Fp), or true active-Low (Fs). The true state of each output function is activated by any logical combination of 16 input variables, or their complements, up to 48 terms. Both devices are field-programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.

The 82S100 and 82S101 are fully TTL compatible, and include chip-enable control for expansion of output variables, and output inhibit. They feature either Open Collector or Tri-State outputs for ease of expansion of product terms and application in disorganized systems.

FEATURES

FIELD PROGRAMMABLE (Ni-Cr LINK)

INPUT VARIABLES—16

OUTPUT FUNCTIONS—8

PRODUCT TERMS—48

ADDRESS ACCESS TIME—50 ns, MAXIMUM

POWER DISSIPATION—600mW, TYPICAL

INPUT LOADING—(-100μA), MAXIMUM

OUTPUT OPTION:

TRI-STATE OUTPUTS—82S100

OPEN COLLECTOR OUTPUTS—82S101

OUTPUT DISABLE FUNCTION:

TRI-STATE—Hi-Z

OPEN COLLECTOR—Hi

CERAMIC DIP

APPLICATIONS

LARGE READ ONLY MEMORY

RANDOM LOGIC

CODE CONVERSION

PERIPHERAL CONTROLLERS

LOOK-UP AND DECISION TABLES


MICROPROGRAMMING

ADDRESS MAPPING


CHARACTER GENERATORS

SEQUENTIAL CONTROLLERS


PIN CONFIGURATION



FPLA EQUIVALENT LOGIC PATH



DIAGRAM



BLE

$\overline{0^k} (k_m^1 m^1 \overline{m^1} \overline{m^1})$; k = 0, 1, X (Don't Care)
 n = 0 1 2 4 7

MODE	P _n	CE	S _r ² 1 (P _n)	F _p	F _p ⁰
Disabled				1	1

ABSOLUTE MAXIMUM RATINGS

PARAMETER ¹	RATING	UNIT
V _{CC} Power Supply Voltage	+7	Vdc
V _{IN} Input Voltage	+5.5	Vdc
V _{OH} High Level Output Voltage (82S101)	+5.5	Vdc
V _O Off-State Output Voltage (82S100)	+5.5	Vdc
T _A Operating Temperature Range	0° to +75°	°C
T _{STG} Storage Temperature Range	-65° to +150°	°C

ELECTRICAL CHARACTERISTICS 0°C ≤ T_A ≤ 75°C; 4.75V ≤ V_{CC} ≤ 5.25V

PARAMETER ¹	TEST CONDITIONS	LIMITS			UNIT	NOTES
		MIN	TYP ²	MAX		
V _{IH} High-Level Input Voltage	V _{CC} = 5.25V		2		V	1
V _{IL} Low-Level Input Voltage	V _{CC} = 4.75V			0.8	V	
V _{IC} Input Clamp Voltage	V _{CC} = 4.75V, I _{IN} = -18mA		0.8	1.2	V	1, 7
V _{OH} High-Level Output Voltage (82S100)	V _{CC} = 4.75V, I _{OH} = -2mA	2.4			V	1, 5
V _{OL} Low-Level Output Voltage	V _{CC} = 4.75V, I _{OL} = 9.6mA		0.35	0.45	V	1, 8
I _{OLR} Output Leakage Current (82S101)	V _{CC} = 5.25V V _{OUT} = 5.25V		1	40	μA	6
I _{O(OFF)} Hi-Z State Output Current (82S100)	V _{CC} = 5.25V V _{OUT} = 5.25V		1	40	μA	6
	V _{OUT} = 0.45V		-1	-40	μA	
I _{IH} High-Level Input Current	V _{IN} = 5.5V		<1	25	μA	
I _{IL} Low-Level Input Current	V _{IN} = 0.45V		-10	-100	μA	
I _{OS} Short-Circuit Output Current (82S100)	V _{CC} = 5.25V, V _{OUT} = 0V	-20		-70	mA	3, 7
I _{CC} V _{CC} Supply Current (82S100, 82S101)	V _{CC} = 5.25V		120	170	mA	4
C _{IN} Input Capacitance	V _{CC} = 5.0V V _{IN} = 2.0V		5		pF	
C _O Output Capacitance	V _{OUT} = 2.0V		8		pF	6

SWITCHING CHARACTERISTICS 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		MIN	TYP ²	MAX	
Propagation Delay					
T _{IA} Input to Output	C _L = 30pF		35	50	ns
T _{CO} Chip Disable to Output	R _L = 270		15	30	ns
T _{CE} Chip Enable to Output	R _L = 600		15	30	ns

NOTES:

- All voltage values are with respect to network ground terminal.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- Duration of short circuit should not exceed one second.
- I_{CC} is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.

- Measured with V_{IN} applied to \overline{CE} and a logic "1" stored.

- Measured with V_{IN} applied to \overline{CE} .


- Test each output one at the time.

- Measured with a programmed logic condition for which the output under test is at a "0" logic level. Output sink current is supplied thru a resistor to V_{CC}.

AMMING SPECIFICATIONS⁴ (Testing of these limits may cause programming of device.) $T_A = +25^{\circ}\text{C}$


PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		MIN	TYP	MAX	
V_{CC} Supply (Program "OR")	$I_{CCS} = 550 \text{ mA, min.}$ (Transient or steady state)	8.5	8.75	9.0	V
V_{CC} Supply (Program Output Polarity)		0	0.4	0.8	V
I_{CC} Limit (Program "OR")	$V_{CCS} = +8.75 \pm .25\text{V}$	550		1,000	mA
Output Voltage (Program Output Polarity)	$I_{OPH} = 300 \pm 25\text{mA}$	16.0	17.0	18.0	V
Output Voltage (Idle)		0	0.4	0.8	V
Output Current Limit (Program Output Polarity)	$V_{OPH} = +17 \pm 1\text{V}$	275	300	325	mA
Input Voltage (Logic "1")		2.4		5.5	V
Input Voltage (Logic "0")		0	0.4	0.8	V
Input Current (Logic "1")	$V_{IH} = +5.5\text{V}$			50	μA
Input Current (Logic "0")	$V_{IL} = 0\text{V}$			-500	μA
Forced Output (Logic "1")		2.4		5.5	V
Forced Output (Logic "0")		0	0.4	0.8	V
Output Current (Logic "1")	$V_{OHF} = +5.5\text{V}$			100	μA
Output Current (Logic "0")	$V_{OLF} = 0\text{V}$			-1	mA
$\overline{\text{CE}}$ Program Enable Level		9.5	10	10.5	V
Input Variables Current	$V_{IX} = +10\text{V}$			2.5	mA
$\overline{\text{CE}}$ Input Current	$V_{IX} = +10\text{V}$			5.0	mA
FE Supply (Program)	$I_{FEH} = 300 \pm 25\text{mA}$ (Transient or steady state)	16.0	17.0	18.0	V
FE Supply (Idle)		0	0.4	0.8	V
FE Supply Current Limit	$V_{FEH} = +17 \pm 1\text{V}$	275	300	325	mA
V_{CC} Supply (Program "AND")	$I_{CCP} = 550 \text{ mA, min.}$ (Transient or steady state)	4.75	5.0	5.25	V
I_{CC} Limit (Program "AND")	$V_{CCP} = +5.0 \pm .25\text{V}$	550		1,000	mA
Forced Output (Program)		9.5	10	10.5	V
Output Current (Program)				10	mA
Output Pulse Rise Time		10		50	μs
$\overline{\text{CE}}$ Programming Pulse Width		1		1.5	ms
Pulse Sequence Delay		10			μs
Programming Time			2		ms
Programming Duty Cycle				50	%
Fusing Attempts per Link				3	cycle
Verify Threshold		0.9	1.0	1.1	V

TEST FIGURE AND WAVEFORMS




TYPICAL FUSING PATHS


OR Matrix



AND Matrix



OUTPUT POLARITY



APPENDIX G: "RAPID" ASSEMBLER

MICROPROGRAM ASSEMBLER: SYNTAX DESCRIPTION

Definitions

The RAPID assembly language consists of six kinds of statements. In this section we will begin the definition of these statements by introducing the character set out of which the statements are formed, the notation in which we will define elements of statements, and the language primitives common to all the statements.

The character set RAPID recognizes may be viewed as having three parts; alphabetic, numeric, and special symbols. The alphabetic part contains the twenty-six letters, A, B, C, . . . , Z. The ten digits 0, 1, 2, . . . , 9 comprise the numeric part. The special symbols are eleven characters used for punctuation and operator names; ampersand (&), apostrophe ('), asterisk (*), comma (,), dollar sign (\$), equals (=), minus (-), parentheses (), plus (+), and slash (/). The uses of the characters are fully described in the definitions.

Statement definitions will be given in the form of syntax equations. That is, statements will be divided (parsed, really) into syntactic elements and each of the elements defined. These elements will often be further divided into more primitive syntactic elements and those elements defined. This process is repeated until the definitions finally resolve to the character set described above.

The definitions accomplish three things:

1. They name the syntactic elements of each statement.
2. They specify the order in which those elements occur in the statements.
3. They indicate what characters are used to form each element.

The syntax equations possess their own notation. These symbols are not part of the character set used to express statements, but merely give form to the definitions. This notation is as follows:

- <> The left and right acute brackets enclose the names of syntactic elements.
- := This symbol separates the name of an element from its definition; it means "is defined as".
- | The vertical bar indicates an alternative definition; that is, the elements on either side of the bar are equally valid.

$\{ \}_n$ The syntactic elements enclosed in braces may occur at this place in the statement zero or more times, up to n times maximum; if no subscript is given, either there is no limit to the repetitions, or it depends on other variables.

$[]_n$ The syntactic element enclosed in brackets begins in card column n.

In example, we can define the character set for statements:

$\langle \text{alphanumeric} \rangle := |A|B|C| \dots |X|Y|Z$
 $\langle \text{numeric} \rangle := |0|1|2|3|4|5|6|7|8|9$
 $\langle \text{special symbol} \rangle := |&|'|*|,|$|=|(|)|+|/|$

These equations give a name to each of the 47 characters. Since we are interested only in what set of characters applies to each name, the elements given as alternatives; 2 is as valid a numeric as 9 or \$ is as valid a special symbol as *. Whenever a character or sequence of characters occurs inside the acute brackets, it is a literal (it represents itself) and should be written in a statement exactly as shown.

The name of a syntactic element may be used in a definition as well as literals. This is in fact how statement definitions are built from more primitive definitions. For instance:

$\langle \text{alphanumeric} \rangle := \langle \text{alphanumeric} \rangle | \langle \text{numeric} \rangle$

defines an alphanumeric character as any one of thirty-six alphanumerics and numerics.

In many definitions, we will be interested in the order of elements. To specify a particular order, we merely write one element after the other without any intervening vertical bar. Thus:

$\langle \text{symbol} \rangle := \langle \text{alphanumeric} \rangle \{ \langle \text{alphanumeric} \rangle \}_4$

This specifies that the element known as a symbol always begins with an alphanumeric character and may be followed by as many as four alphanumerics. Examples of symbols are A, PQ, B101, and ZOZ1. 5E and ABCDEF would not be valid. RAPID will detect any violation of these syntax definitions and signal an error on the assembly listing.

the rest of the primitives deal with the definition of constants:

$$\begin{aligned} \langle \text{constant} \rangle &:= \langle \text{integer} \rangle \mid \\ &\quad 'A \{ \langle \text{alphabetic} \rangle \} \sim 5 \mid \\ &\quad 'B \{ \langle \text{binary} \rangle \} \sim 128 \mid \\ &\quad 'H \{ \langle \text{hexadecimal} \rangle \} \sim 32 \mid \\ &\quad 'O \{ \langle \text{octal} \rangle \} \sim 43 \mid \\ \langle \text{integer} \rangle &:= \langle \text{numeric} \rangle \cdot \{ \langle \text{numeric} \rangle \} \sim 8 \mid \\ \langle \text{binary} \rangle &:= 0 \mid 1 \\ \langle \text{hexadecimal} \rangle &:= \langle \text{numeric} \rangle \mid A \mid B \mid C \mid D \mid E \mid F \\ \langle \text{octal} \rangle &:= 0 \mid 1 \mid 2 \mid 3 \mid 4 \mid 5 \mid 6 \mid 7 \end{aligned}$$

constant, as will be seen later, has several very specific uses. Quite often a constant is a decimal number, the integer defined above, of no more than nine digits. Alphabetic, binary, hexadecimal, and octal constants are specified by prefixing an apostrophe and A, B, H, or O to the constant. Constants must fit in whatever field they are designed for; the maximum lengths specified here will rarely, if ever, be required. Examples of constants are: 177, 'HFF, 899, 'B101, and 'AXY. Note that 'B101 is the three-bit constant equal to 5, and B101 without the apostrophe is a symbol. The primitives of the RAPID assembly language, then, are symbols and constants.

This discussion of statements proceeds in the following chapters, each group of syntax equations is followed by an explanation and several examples clarify the definitions. This manner of defining statements, a modification of the Backus Normal Form, is quite precise. Once a reader becomes acquainted with it, he should find it easy and unambiguous to use as a reference.

Summary of Statements

This section briefly introduces the six statement types. The definitions for each type will be given completely at the beginning of their respective chapters.

$\langle \text{RAPID input} \rangle := \langle \text{option statement} \rangle \langle \text{parity statement} \rangle$
 $\langle \text{format statements} \rangle \langle \text{opcodes statement} \rangle$
 $\langle \text{program section} \rangle \langle \text{end statement} \rangle$

e statements must appear in the specified order.

$\langle \text{option statement} \rangle := [\$ROM]_1 \langle \text{option specifications} \rangle$

he option specifications describe the bit storage configurations of ROM, its
pping into words, and call for various assembly outputs.

$\langle \text{parity statement} \rangle := [\$PARITY]_1 \langle \text{parity specifications} \rangle$

urity specifications describe how parity bits, if any are desired, will be
enerated in each output word. For example, this permits the designer to in-
icate he wants bit 5 in every word to reflect odd parity.

$\langle \text{format statements} \rangle := [\$FORMATS]_1 \langle \text{format specifications} \rangle$

hese statements name and describe the various formats that output words can
ake and set up the correspondence between input fields and output fields.
or example, one statement might specify that the symbol in the third input
ield (in a program statement naming a given format) be translated into a code
hich will appear in bits 12 through 15 in the output word.

$\langle \text{opcodes statement} \rangle := [\$OPCODES]_1 \langle \text{opcode specifications} \rangle$

he opcodes specifications list the operation codes in symbolic form and the
achine language representations into which they should be translated. For
xample, it could instruct RAPID to translate the opcode ADD into the binary
ode 1010.

$\langle \text{program section} \rangle := [\$PROGRAM]_1 \langle \text{program statements} \rangle$

The program section contains the symbolic program for ROM as a series of state-
ments. Using the previous four kinds of statements, RAPID interprets program
statements and translates them to machine language.

$\langle \text{end statement} \rangle := [\$END]_1$

The end card terminates the input to RAPID. It contains no other information.

Each of these six statements begins with \$ in column one. The option, parity,
and end statements must each be given on one card. The others may use as
many cards as desired. At least one blank must follow the words ROM, PARITY,
FORMATS, and OPCODES, and the names of formats in format and program statements.

OPTION STATEMENT

ption statement provides RAPID with information about the configuration e ROM modules, the width of the program word, and the types of output ed from the assembler.

<option specifications> := <option> { , <option> }₅

<option> := CHIP = <depth> * <width> |
WORD = <word size> |
LIST |
MASK |
MEMORY = <table type> |
NULL = <binary>

<depth> := <integer>

<width> := <integer>

<word size> := <integer>

<table type> := COMPACT |
EXTENDED

re 8 shows a number of legitimate option statements. This statement may ave continuation cards. One option is separated from the next by a ; between the word ROM and the first option is at least one blank.

CHIP option describes to RAPID the configuration of the memory element to implement the control store. For example, if a 256-bit semiconductor (Random Access Memory) is used and it is organized 128 by 2 bits, the ification would be CHIP = 128*2. In the case of a 4096 bit ROM (Read Memory) it might be CHIP = 4096*1, CHIP = 1024*4, CHIP = 512*8, etc. width may be no greater than 64 bits.

word option specifies the number of bits of a word in ROM. The maximum size is 128 bits. RAPID will assume as many chips side-by-side as ssary to provide the specified word size.

output options, LIST and MASK control listing and punched card output, actively. LIST causes all of the input to be listed. Any cards in n RAPID detects errors will be listed with a diagnostic message, whether is selected or not.

PARITY STATEMENT

Output words from a control store may contain one or more parity bits to validate the contents of the words. The parity statement describes to RAPID what parity bits, if any, to generate for each word.

$$\langle \text{parity specifications} \rangle := \langle \text{parity declaration} \rangle \left\{ \langle \text{parity declaration} \rangle \right\}_4 \mid \text{NONE}$$

$$\langle \text{parity declaration} \rangle := \langle \text{parity type} \rangle (\langle \text{bit position} \rangle) = \langle \text{field} \rangle \{ + \langle \text{field} \rangle \}$$

$$\langle \text{parity type} \rangle := \text{ODD} \mid \text{EVEN}$$

$$\langle \text{bit position} \rangle := \langle \text{integer} \rangle$$

$$\langle \text{field} \rangle := (\langle \text{left bit} \rangle / \langle \text{length} \rangle)$$

$$\langle \text{left bit} \rangle := \langle \text{integer} \rangle$$

$$\langle \text{length} \rangle := \langle \text{integer} \rangle$$

The parity specifications must occur on one card; hence, no more than five may be given. Each declaration is separated from the next by a comma, and the first from the word PARITY by at least one blank. If no parity bits are to be generated, the word NONE is written.

For each specified parity bit, its type, odd or even, is indicated as well as the fields over which parity is computed. A field is defined by giving the number of the left-most bit position of the field and the total number of bits in the field. For instance, the three fields shown in the word in Figure 10 would be specified as (6/6), (13/11), and (12/1). Fields may overlap one another, but not the parity bit positions themselves.

Figure 11 shows several examples of parity statements for a 64-bit word. The last example defines six fields. Bits 1-16 contribute to even parity in bit 0; bits 18-21, 26-35 and 55-63 contribute to odd parity in bit 54; and bits 22-25 and 36-53 contribute to odd parity in bit 17. Notice that parity declarations may be given in any order in the statement.

FORMAT STATEMENTS

Format statements establish the correspondence between input fields and opcodes. By careful use of these statements and the opcodes statement (see the section on Opcodes Statements), the designer can define a convenient way for expressing his control program.

```
format specifications> := [ <format id> ]1 <format definition>
                        { <format definition> }
format id> := <alphanumeric> { <alphanumeric> }4
```

```
format definition> := <field> = ( <field type> )
```

```
field type> := A | O | T
```

Any number of formats may be specified. Each format is a separate statement which begins in column one with the name of the format, up to five characters. A format may have continuation cards, though a format definition may not continue across cards. That is, a right parenthesis and comma must complete a format definition before continuing the statement on the next card. The section on format statements is headed by the \$FORMATS statement card. Figure 2 is an example of a format section.

Programmed systems often use several control word or microinstruction

Each format is independent of the others, though, of course, they must be the same length as defined in the option statement. For example, in Figure 12, the three formats named CMD, TEST, and JUMP clearly identify their instruction type.

A format definition describes one field. A field is specified as shown in the previous section; field type must be Address, Opcode, or Truncated address. A format statement may contain any number of definitions in any order. However, fields must not overlap one another or the parity bits, and they must be contained in the ROM words.

At this point, it is important to understand that each program statement is matched to a format. It is that named format which will guide the transfer of the program statement. Information in the program statement must be matched with the fields of its format. This matching is accomplished in the following way. An opcode is matched against a list in the opcodes statement (see the section on Opcodes Statement); that list points to one of the fields of the format and the value associated with that opcode is placed in that field. Similarly, an address expression in the program statement itself points to one of the fields of the format; the result of the expression fills that field. The Program Statements Section describes fully this matching process and the kinds of information in program statements.

OPCODES STATEMENT

opcodes are the mnemonic symbols the programmer may use in program statements to direct that specific fields in the output word be given certain values. The opcodes statement lists all the valid symbols for each opcode field of each format and their associated values.

$$\begin{aligned} \langle \text{opcode specifications} \rangle &:= \langle \text{opcode field} \rangle \{ \langle \text{opcode field} \rangle \} \\ \langle \text{opcode field} \rangle &:= \langle \text{format id} \rangle \langle \text{field number} \rangle = (\langle \text{opcode} \rangle \{ , \langle \text{opcode} \rangle \}) \\ \langle \text{field number} \rangle &:= \langle \text{integer} \rangle \\ \langle \text{opcode} \rangle &:= \langle \text{symbol} \rangle / \langle \text{constant} \rangle \end{aligned}$$

The opcodes specification is one statement. As many continuation cards as desired may be used. Cards may break the statement at three places: immediately following a right parenthesis completing an opcode field specification; after a comma between opcodes for one field; or after a hyphen within a numeric constant. In the latter case, the numeric constant is hyphenated on one card and the rest of the constant continues (somewhere beyond column one) on the following card. This is a useful facility mainly for long binary constants.

The programmer should define one opcode field for each opcode type in the format statements. He may list as many opcodes for one field as he wishes. Figure 13 illustrates an opcode statement for the CMD, TEST and JUMP formats of Figure 12.

Format id and field number together point to a specific field in a format statement. Format id identifies the format statement. Fields in that statement are numbered, starting with 1, in the order they are defined. It is this order of definition that is important, not the left-to-right order in the word. Thus, field JUMP1 of Figure 12 is the twelve-bit address field beginning in bit six.

There are three kinds of errors in the opcodes statement. First, any field pointed to must be an opcode type. Second, the value associated with a symbol must fit into the designated field. And third, for one format, no opcode symbol may be repeated.

The reason for this last restriction will become clear in the next section. Briefly, for a given format, a particular opcode field is singled out in a program statement by the appearance of one of the opcode symbols defined for it. Thus, all of the opcode fields of that format must share the same set of symbols; if one symbol is repeated, it is ambiguous in identifying a field. Of course, from format to format symbols may be repeated.

PROGRAM STATEMENTS

statements represent the encoding of the customer's control logic. The logic, formats, and mapping he has designed previously are all used to translate this symbolic program to a binary representation for ROM. The format, already established, is now used:

$$\begin{aligned} \text{program statements} & : = \langle \text{custom statement} \rangle | \langle \text{predefined statement} \rangle \\ \text{custom statement} & : = [\langle \text{format id} \rangle]_1 \{ \langle \text{label symbol} \rangle \}_1 \\ & \quad \langle \text{separator} \rangle \langle \text{program field} \rangle \left\{ \begin{array}{l} \langle \text{separator} \rangle \\ \langle \text{program field} \rangle \end{array} \right\} \end{aligned}$$

$$\text{label symbol} : = / \langle \text{symbol} \rangle$$

$$\text{separator} : = , | \langle \text{blank} \rangle$$

$$\text{program field} : = \langle \text{opcode symbol} \rangle | \langle \text{address expression} \rangle$$

$$\text{opcode symbol} : = \langle \text{symbol} \rangle$$

$$\text{address expression} : = \langle \text{field number} \rangle (\langle \text{expression} \rangle)$$

$$\text{expression} : = \{ \langle \text{operator} \rangle \}_1 \langle \text{term} \rangle \{ \langle \text{operator} \rangle \langle \text{term} \rangle \}$$

$$\text{operator} : = + | -$$

$$\text{term} : = \langle \text{label symbol} \rangle |$$

$$\quad \cdot \langle \text{constant} \rangle |$$

$$*$$

$$\text{predefined statement} : = [*]_1 \langle \text{predefined type} \rangle$$

$$\text{predefined type} : = \langle \text{align statement} \rangle |$$

$$\quad \langle \text{constant statement} \rangle |$$

$$\quad \langle \text{equate statement} \rangle$$

$\langle \text{align statement} \rangle := \{ \langle \text{label symbol} \rangle \}_1 \text{ ALIGN } \langle \text{constant} \rangle$

$\langle \text{constant statement} \rangle := \{ \langle \text{label symbol} \rangle \}_1 \text{ CONSTANT } \langle \text{constant} \rangle$

$\langle \text{equate statement} \rangle := \langle \text{label symbol} \rangle \text{ EQUATE } \langle \text{expression} \rangle$

The program section begins with the \$PROGRAM statement and ends with the \$END statement. Each statement between these two is a program statement. Theoretically, there is no limit to the number of statements to a program. Program statements fall into two major classes: those whose symbology the customer has defined, the predefined statements. We will consider these two classes separately.

MICROPROCESSOR BOOKS

THE FOLLOWING BOOKS MAY BE OBTAINED FROM SYBEX :

A 1 - MICROCOMPUTERS :

FROM CHIPS TO SYSTEMS

A 2 - MICROPROCESSOR PROGRAMMING

B 3 - SEVERE - ENVIRONMENT MICROPROCESSOR SYSTEMS :

MILITARY, AVIONICS, AEROSPACE, MARINE, INDUSTRIAL

B 5 - BIT - SLICE :

TECHNOLOGY AND APPLICATIONS

CONTACT US FOR SEMINARS AND SPECIAL IN - HOUSE COURSES.

USA:
SYBEX INCORPORATED
510 GRIZZLY PEAK BLVD.
BERKELEY, CALIFORNIA 94708
TEL : (415) 526 - 2748

EUROPE:
SYBEX - EUROPE
313 RUE LECOURBE
75015 - PARIS, FRANCE
TEL : (1) 828 - 2502

SYBEX

ACKNOWLEDGEMENTS

ACKNOWLEDGEMENTS ARE GRATEFULLY EXTENDED TO THE FOLLOWING COMPANIES OR ORGANIZATIONS WHO HAVE PROVIDED TECHNICAL INFORMATION, PERSONAL INTERVIEWS, OR AUTHORIZED THE REPRODUCTION OF COPYRIGHTED MATERIAL.

ACTRON
ADVANCED MICRO DEVICES
AUTONETICS
AMERICAN MICROSYSTEMS
CMC
DATA GENERAL
DCA LABS
DEC
E & L
ELECTRONIC ARRAYS
EMM
FAIRCHILD SEMICONDUCTOR
FLUKE
GENERAL AUTOMATION
GENERAL INSTRUMENTS
HARRIS SEMICONDUCTOR
HEWLETT - PACKARD

HUGHES
IBM
IMSAI
INTEL CORPORATION
INTERFIL
LOCKHEED
MARTIN RESEARCH
MICROCOMPUTER ASSOCIATES
MONOLITHIC MEMORIES
MOS TECHNOLOGY
MOSTEK CORPORATION
MOTOROLA SEMICONDUCTOR
MYCRO - TEK
NATIONAL SEMICONDUCTOR
NEC
NELC
OSBORNE AND ASSOCIATES

PHILIPS
PLESSEY
PROLOG
R 2 E
RAYTHEON
RCA SOLID STATE
ROCKWELL INTERNATIONAL
SCIENTIFIC MICROSYSTEMS
SESCOEM
SIEMENS
SIGNETICS
TEKTRONIX
TEXAS INSTRUMENTS
TRANSITRON ELECTRONICS
TRENDAR
WESTERN DIGITAL CORPORATION
ZILOG

MICROPROCESSOR MANUFACTURERS (I)

AMD (ADVANCED MICRODEVICES)

901 THOMPSON PLACE, SUNNYVALE, CALIFORNIA 94806

(408) 732 - 2400 TELEX : 346306

AMI (AMERICAN MICROSYSTEMS)

3800 HOMESTEAD ROAD, SANTA CLARA, CALIFORNIA 95051

(408) 246 - 0330

DATA GENERAL

SOUTHBORO, MASSACHUSETTS 01772

(617) 485 - 9100 TELEX : 48460

FAIRCHILD SEMICONDUCTOR

1725 TECHNOLOGY DRIVE, SAN JOSE, CALIFORNIA 95110

(408) 998 - 0123

SYBEX

MICROPROCESSOR MANUFACTURERS (II)

GI (GENERAL INSTRUMENTS)

600 WEST JOHN STREET, HICKSVILLE, NEW YORK 16002

(516) 733 - 3107 TWX : (510) 221 - 1666

INTEL

3065 BOWERS AVENUE, SANTA CLARA, CALIFORNIA 95051

(408) 246 - 7501 TELEX : 346372

INTERSIL

10090 NORTH TANTAU AVENUE, CUPERTINO, CALIFORNIA 95014

(408) 996 - 5000 TWX : (916) 338 - 0228

MMI (MONOLITHIC MEMORIES)

1165 EAST ARQUES AVENUE, SUNNYVALE, CALIFORNIA 94086

(408) 739 - 3535

MOS TECHNOLOGY

MICROPROCESSOR MANUFACTURERS (III)

MOSTEK

1215 WEST CROSBY ROAD, CAROLLTON, TEXAS 75006
(214) 242 - 0444 TELEX : 30423

MOTOROLA SEMICONDUCTOR

BOX 20912, PHOENIX, ARIZONA 85036
(602) 244 - 6900 TELEX : 67325

NS (NATIONAL SEMICONDUCTOR)

2900 SEMICONDUCTOR DRIVE, SANTA CLARA, CALIFORNIA 95051
(408) 732 - 5000 TWX : (910) 339 - 9240

RCA SOLID STATE

BOX 3200, SOMERVILLE, NEW JERSEY 08876
(201) 722 - 3200 TWX : (718) 480 - 9333

ROCKWELL INTERNATIONAL

BOX 3669, ANAHEIM, CALIFORNIA 92803
(714) 632 - 3698

SIGNETICS

811 EAST ARQUES AVENUE, SUNNYVALE, CALIFORNIA 94086
(408) 739 - 7700

TI (TEXAS INSTRUMENTS) - DIGITAL SYSTEMS DIVISION
P.O. BOX 1444, HOUSTON, TEXAS 77001
(713) 494 - 5115

WESTERN DIGITAL

3128 REDHILL AVENUE, NEWPORT BEACH, CALIFORNIA 92663
(714) 557 - 3550 TWX : (910) 595 - 1139

ZILOG

170 STATE STREET, LOS ALTOS, CALIFORNIA 94022
(415) 526 - 2748 TWX : (910) 370 - 7955

SYBEX

MICROPROCESSOR BOOKS

- B 1 - MICROPROCESSORS: FROM CHIPS TO SYSTEMS
- B 2 - MICROCOMPUTER PROGRAMMING
- B 3 - MILITARY MICROPROCESSOR SYSTEMS
- B 5 - BIT SLICE
- B 6 - INDUSTRIAL MICROPROCESSOR SYSTEMS
- B 7 - MICROPROCESSOR INTERFACING TECHNIQUES
- C 4 - LES MICROPROCESSEURS (IN FRENCH)
- C 10 - INTRODUCTION AUX MICROPROCESSEURS (IN FRENCH)
- E 5 - MICROPROCESSOR ENCYCLOPEDIA: BIT SLICES
- E 8 - MICROPROCESSOR ENCYCLOPEDIA: 8-BITS
- F 1 - THE 30 MICROPROCESSOR FAMILIES - THE CHIPS
- F 2 - THE 30 MICROPROCESSOR FAMILIES - INSTRUCTION SETS
- M 7 - INTERNATIONAL MICROPROCESSOR DICTIONARY
- M 11 - AN INTRODUCTION TO MICROCOMPUTERS: BASIC CONCEPT
- M 12 - AN INTRODUCTION TO MICROCOMPUTERS: SOME REAL PROD
- M 13 - 8080 PROGRAMMING FOR LOGIC DESIGN
- M 14 - 6800 PROGRAMMING FOR LOGIC DESIGN
- ACR - ACRONYMS
- L 1 - MICROPROCESSOR DESIGN LABORATORY

SYBEX

IN HOUSE COURSES

SYBEX seminars are presented throughout the world in major cities at regular intervals. They can also be taught at your facility for a minimum number of participants (10 to 15) at substantial savings.

Partial list of courses:

- A 1 - Microprocessors
- A 2 - Programming Microprocessors
- B 3 - Military Systems
- B 4 - Microprocessors for Microwave Engineers
- B 5 - Bit-Slice
- B 6 - Industrial Applications
- B 7 - Interfacing
- M 12 - Comparative Evaluation
- L 1 - Laboratory Course
- MOS 1 - MOS fabrication
- MOS 2 - MOS circuit design
- MOS 3 - N-channel process control
- P 20 - Microprogrammed APL

Contact the nearest SYBEX office for full details.

SYBEX

