

TECHNICAL MANUAL
S34/A
STORAGE MODULE DISK CONTROLLER

**DATARAM
CORPORATION**

TECHNICAL MANUAL
S34/A
STORAGE MODULE DISK CONTROLLER

06131 E

Proprietary rights of DATARAM CORPORATION are involved in this subject matter and all manufacturing, reproduction, use and sales rights pertaining to such subject matter are expressly reserved. It is submitted in confidence for a specified purpose and the recipient, by accepting this material, agrees that this material will not be used, copied or reproduced in whole or in part, nor its contents revealed in any manner or to any person except to meet the purpose for which it was delivered.

TABLE OF CONTENTS

1.0	GENERAL	1-1
1.1	Description.....	1-1
1.2	Enhancements.....	1-3
2.0	ELECTRICAL SPECIFICATIONS	2-1
2.1	UNIBUS Interface.....	2-1
2.2	Controller Registers.....	2-5
2.3	Error Correction Code (ECC).....	2-7
2.4	Disk Interface.....	2-8
2.5	Testability.....	2-8
2.6	Power Consumption.....	2-9
3.0	MECHANICAL SPECIFICATIONS	3-1
3.1	Dimensions.....	3-1
3.2	Cables.....	3-1
3.3	Weight.....	3-1
4.0	ENVIRONMENTAL SPECIFICATIONS.	4-1
4.1	Temperature.....	4-1
4.2	Relative Humidity.....	4-1
4.3	Altitude.....	4-1
4.4	Vibration.....	4-1
5.0	INSTALLATION AND OPERATION.	5-1
5.1	General.....	5-1
5.2	Inspection.....	5-2
5.3	Installation.....	5-2
5.4	Operation and Disgnostics.....	5-4
5.5	Disk System Troubleshooting Guide.....	5-9
5.6	Option Jumpers and Switches.....	5-18
6.0	PROGRAMMING	6-1
6.1	Command Codes.....	6-1
6.2	Controller Registers.....	6-5
7.0	THEORY OF OPERATION	7-1
7.1	Disk Interface.....	7-1
7.2	Format.....	7-8
7.3	Hardware Description.....	7-15
7.4	Firmware Description.....	7-20
7.5	DMA Throttle and Performance Optimization.....	7-26

8.0	PART NUMBERS/DOCUMENTATION	8-1
8.1	Ordering Information.....	8-1
8.2	Documentation.....	8-1

1.0 GENERAL

This specification defines the functional, electrical and mechanical characteristics of the Model S34/A, Storage Module Disk Controller produced by Dataram Corporation for the PDP-11* series of computers.

1.1 Description

The Model S34/A Disk Controller emulates the functions and operations of the DEC* RH11 Controller and attached RM02 and/or RM05 Disk Drives. Used with one to four 80MByte, 160MByte, or 300MByte CDC (or equivalent) storage modules or 84MByte Fujitsu M2312 Mini-Winchesters, the Model S34/A is functionally equivalent to a DEC RM02/RM05 Subsystem of the same configuration. Any combination of drive sizes may be mixed on the same controller.

There is a limit of 4 logical drives. Since two logical RM02 disk units are mapped onto one 160MByte Disk Drive, up to 2 physical drives can be connected using 160MByte drives. See Figure 1.1 for typical system configuration. See Table 1.3 for a list of OEM compatible disk drives.

The S34/A Controller also provides dual port capability enabling two controllers to access one or more common disks which are equipped with dual port option. See Figure 1.2 for a typical system configuration. Refer to Table 1.1 and 1.2 for a summary of performance characteristics and a general comparison of S34/A and RM02/RM05 specifications.

The S34/A Controller provides a formatted disk capacity of 67 megabytes as an RM02 on an 80MByte SMD or 84 MByte M2312, and 256 megabytes as an RM05 on a 300MByte SMD. Data when recorded on standard 80 and 300 megabyte SMD Disk Packs is formatted identically to that of an RM02 or RM05 respectively. The disk packs are therefore interchangeable with the equivalent DEC disk packs.

* Registered trademark of Digital Equipment Corporation.

The S34/A Controller provides several forms of redundancy and reliability enhancement with error detection and isolation operations performed on all information read from the disk.

- 1) The RM02/RM05 compatible header block with provisions for accepting manufacturer or user specified codes to indicate that the sector is unacceptable for data storage.
- 2) RM02/RM05 compatible thirty-two bit ECC for data error detection allowing correction of a single 11-bit error burst.
- 3) RM02/RM05 compatible 16 bit CRC for header error detection.
- 4) Offset commands causing the heads to move off the track centerline to recover data that is not normally recoverable.

These features permit the software to detect and correct errors and recover data that would otherwise be lost. Since the pack, reading format, redundancy, and recovery techniques are identical to those used by the DEC RM02/RM05, data can be easily interchanged between S34/A and RM02/RM05 disk subsystems when standard 80 and 300 MByte disk packs are used.


The functional compatibility of the S34/A with the DEC RM02/RM05 subsystem also provides compatibility with existing DEC software. Standard DEC operating systems and diagnostic software may be used without patching.

1.2 Enhancements

The S34/A has an on-board format feature which may be used instead of host processor-based formatting programs. In addition to formatting the pack, this feature writes DEC compatible manufacturer's and user's bad sector files. The feature formats an 80 MB pack in less than 1.5 minutes. It formats a 300 MB pack in less than five minutes.


Additional performance enhancements over the DEC RM02/RM05 and other similar controllers have been included in the S34/A.

- 1) A 3584 Byte RAM memory provides a 7 sector data buffer which eliminates data late errors, enables multiple sector, cross-track (spiral) read or write operations, and allows the controller to be operated at a low NPR priority level.
- 2) Eight selectable burst sizes of 1 to 128 words/NPR cycle can be selected by switches.
- 3) NPR throttle reduces burst sizes automatically depending on NPR or BR activity of other devices, even if they are at a lower priority. Fixed burst size may be selected by jumper (no throttle).
- 4) Nine selectable NPR "OFF" times from 0 to 400usec optimize system performance and prevent "bus hogging".
- 5) Ability to transfer a complete track or cylinder in one revolution without interleave, at 3600 RPM.
- 6) Optionally selectable 2:1 interleave format on any combination of the connected drives.



S34/A SINGLE PORTED CONFIGURATION - 1-4 PHYSICAL DRIVES

FIGURE 1.1



1-5

DUAL PORTED CONFIGURATION - 1-4 DRIVES
 FIGURE 1.2

TABLE 1.1
 CONTROLLER AND PERFORMANCE
 CHARACTERISTICS

<u>FUNCTION</u>	<u>CHARACTERISTICS</u>
Type	Storage Module disk controller.
Application	Direct interface to PDP-11 standard UNIBUS* and to most SMD compatible disk drives.
Software Compatibility	DEC RH-11/RM02/RM05 System: Standard functional diagnostics RSX-11M RSTS/E.
Electrical:	
Power	8.5 amps @ +5 VDC, 0.5 amps @ -15 VDC
PDP-11 Bus Load	1 unit load, a-1 lines
Physical:	
Dimensions	15.68" x 8.88" hex
Mounting	Plugs directly into PDP-11 standard UNIBUS SPC slot via C,D,E,F connector.
Drive Cable	60-conductor flat cable, 100 ft. max. 26-conductor flat cable, 50 ft. max.
PDP-11 Interface:	
Compatibility	Direct to PDP-11 standard UNIBUS
Addressing	Direct to 128 words (256 bytes)
Unibus Base Address:	Standard: .776700 _g Selectable: 760000 _g - 777700 _g by switch
Unibus Vector Address:	Standard: 254 _g Selectable: 0 - 774 _g by switches.
Unibus Priority Level:	Standard: BR5 Selectable: BR4-BR7 by jumpers.
Physical Drives	1 - 4 per controller.
Disk Data Rates	Up to 10 mBit per second serial data.
Dual Port Drives	Dual port operations supported on drives suitably equipped.
Media	DEC RM02/RM05 media compatible (See Table 1.3)

* Registered trademark of Digital Equipment Corporation

TABLE 1.1
(CONTINUED)

<u>FUNCTION</u>	<u>CHARACTERISTICS</u>
Register Compatibility	Separate registers for each disk allow emulation of overlapped seeks.
Buffer Memory	3584 byte (7 sector) bipolar RAM buffer, to eliminate data late errors.

TABLE 1.2
SPECIFICATION COMPARISON

<u>SPECIFICATION</u>	<u>DEC</u> <u>RM02/RM05</u>	<u>DRC</u> <u>S34/A 80/300 MB</u>	<u>DRC</u> <u>S34/A</u> <u>160MB</u>	<u>DRC</u> <u>S34/A</u> <u>FUJITSU M2312</u>
1) SEEK TIME				
Maximum Seek Time (822 cylinders), mSec.	55.0	55.0	55.0	40.0
Average Seek Time, mSec.	30.0	30.0	30.0	20.0
1 Cylinder Seek Time, mSec.	6	6	6	5
Seek to Same Cylinder Time μSec	37.5	37.5	37.5	10
2) LATENCY				
Speed, RPM	2400/3600	3600	3600	3600
Rotational Time, mSec.	25.0	16.7	16.7	16.7
Maximum Latency, mSec.	25.9	16.9	16.9	16.9
Average Latency, mSec.	12.5	8.4	8.4	8.4
3) START/STOP TIME				
Start (Maximum), Sec.	25/35	35	35	20
Stop (Maximum), Sec.	20/35	35	35	40
4) CAPACITY				
Platters/Drive	3/10	3/10	3	4*
Tracks/Cylinder	5/19.	5/19	10	7*
Cylinder/Pack	823	823	823	589*
Total Tracks/Pack	4115/15637	4115/15637	8230	4123
Sectors/Track	32	32	32	32
Data Bytes/Sector	512	512	512	512
MBytes/Drive (Formatted)	67.4/256.2	67.4/256.2	134.8	67.4
Drives/System, Max.	8	4	2	4
MBytes/System, Max.	539.4/2049.6	269.7/1024.8	269.7	269.7
5) DATA RATES				
Bit Density, BPI	6060	6060	6060	9550
Bit Cell Time, mSec.	155.0/103.3	103.3	103.3	101.7
Data Rate, KBytes/Sec.	655/1209	1209	1209	1229
6) ERROR DETECTION/CORRECTION				
Bits/Sector	32	32	32	32
Maximum Time for Correction, mSec.	5.96	4.47	4.47	4.47

* Fujitsu Drive is mapped such that 7 TRKS., 589 CYLS. look to the operating system as 5 TRKS. and 823 CYLS.

TABLE 1.3
S34/A COMPATIBLE DRIVES

<u>Manufacturer No.</u>	<u>Capacity (Unformatted)</u>	<u>Emulates</u>	<u>DEC Pack Interchangeable</u>
CDC 9762	80MBytes	RM02	YES
9766	300MBytes	RM05	YES
9730-80	80MBytes	RM02	NO (Fixed Media)
9730-160	160MBytes	(2) RM02's	NO (Fixed Media)
Ampex DM980	80MBytes	RM02	YES
DM9300	300MBytes	RM05	YES
Capricorn 130	330MBytes	RM05	NO (Fixed Media)
Memorex 677-30	300MBytes	RM05	NO
Century T82RM	80MBytes	RM02	NO
T302RM	300MBytes	RM05	NO
Fujitsu M2280	80MBytes	RM02	NO (Fixed Media)
M2284	160MBytes	(2) RM02's	NO (Fixed Media)
M2312	84MBytes	RM02	NO (Fixed Media)
M2294	330MBytes	RM05	NO (Fixed Media)

2.0 ELECTRICAL SPECIFICATIONS

2.1 UNIBUS Interface

The S34/A Controller interfaces directly to the standard UNIBUS of the PDP-11, plugs into any standard hex SPC slot, and completely conforms to UNIBUS protocol. The bus drivers and receivers used present one unit load on all signal lines and are identical components to those used by DEC.

The following types of I/O transfers occur between the controller and the processor and/or memory modules via the bus:

2.1.1 Programmed I/O Transfers

Transfers to the controller may be either an 8 bit byte or a full 16 bit word. Programmed transfers exchange control and status between the controller and the processor. The controller executes DATI, DATO, and DATOB types of bus cycles.

2.1.2 DMA Transfers

All data read or write transfers are performed as full word DMA (or NPR) transfers between the controller and memory. To accommodate the high data rates required by the disk with minimum bus hogging, the S34/A transfers 1 to 128 words (switch selectable size) per NPR request-grant cycle, with switch programmable off time to optimize system performance. NPR throttle control reduces burst size automatically when other devices make "NPR" or "BR" requests. Controller priority for NPR transfers is a function of its position on the bus with respect to other devices. Selection of priority is a system consideration.

2.1.3 Interrupts

The controller generates interrupts to the processor to flag various events (end of transfer, error condition, etc.) using location 254g as the standard interrupt vector. Controller priority for interrupt request is a function of:

(1) the priority level assigned the controller, and
(2) its position on the bus with respect to other devices with the same priority level. The vector address is switch selectable.

The PDP-11 has four interrupt request levels, BR4-BR7, with BR4 as the lowest level. The standard level assigned to the RH11 is BR5, and this connection is implemented as standard on the S34/A board (along with connection of the associated bus grant level, BG5). The unused bus request levels - BR4,6,7 - and bus grant levels - BG4,6,7 - have their respective in and out lines jumpered together on the S34/A board to assure continuity of these lines to succeeding devices on the UNIBUS. Should it be desired to alter the standard BR priority, jumpers may be incorporated or removed as required.

2.1.4 BUS Signals

The S34/A Controller interfaces to the standard PDP-11 UNIBUS via the C,D,E, and F connectors. The S34/A occupies any hex location designated as a Small Peripheral Controller (SPC) slot. Pin designations are shown in Table 2.1.

The S34/A bus interface circuitry conforms to the bus specification for the Standard PDP-11 UNIBUS.

1) Input Levels

TTL Logical Low: +0.8 VDC max.
TTL Logical High: +2.0 VDC min.


2) Output Levels

TTL Logical Low: +0.4 VDC max.
TTL Logical High: +2.4 VDC min.


3) Components

The S34/A uses the following device types for the PDP-11 bus interface:


Receiver: National 8640
Driver: TI 7438
Transceiver: AMD 2908 and National 8641




	A	
	B	
	C	GND
	D	
	E	
	F	
	H	
	J	
	K	
	L	
	M	
	N	
	P	
	R	
GND	S	
	T	
	U	
	V	



	A	
	B	
	C	GND
	D	
	E	
	F	
	H	
	J	
	K	
	L	
	M	
	N	
	P	
	R	
GND	S	
	T	
	U	
	V	



BUSNPGIH	A	+5V
BUSNPGOH	B	
	C	GND
	D	BUSD15N
	E	BUSD14N
	F	BUSD13N
BUSD11N	H	BUSD12N
	J	BUSD10N
	K	BUSD09N
	L	BUSD08N
BUSDCLOL	M	BUSD07N
	N	BUSD04N
	P	BUSD05N
	R	BUSD01N
BUSPBL	S	BUSD00N
GND	T	BUSD03N
	U	BUSD02N
	V	BUSD06N



	A	+5V
	B	
	C	GND
	D	BUSBR7L
	E	BUSBR6L
	F	BUSBR5L
	H	BUSBR4L
	J	
	K	BUSBGIN7H
BUSINITL	L	BUSBGOUT7
	M	BUSBGIN6H
	N	BUSBGOUT6
	P	BUSBGIN5H
	R	BUSBGOUT5
	S	BUSBGIN4H
GND	T	BUSBGOUT4
	U	
	V	

TABLE 2.1
UNIBUS SIGNALS

1	E	2
---	---	---

1	F	2
---	---	---

	A	+5V
	B	
BUSA12L	C	GND
BUSA17L	D	BUSA15L
BUSMSYNCL	E	BUSA16L
BUSA07L	F	BUSCIL
BUSA01L	H	BUSA00L
BUSSSYNCL	J	BUSCOL
BUSA14L	K	BUSA13L
BUSA11L	L	
	M	
	N	BUSA08L
BUSA10L	P	BUSA07L
BUSA09L	R	
	S	
GND	T	
BUSA06L	U	BUSA04L
BUSA05L	V	BUSA03L

	A	+5V
	B	-15V
	C	GND
BUSBBSYL	D	
	E	
	F	
	H	
BUSNPRL	J	
	K	
	L	
BUSINTRL	M	
	N	
	P	
	R	
	S	
GND	T	BUSSACKL
	U	
	V	

TABLE 2.1
UNIBUS SIGNALS
(CONT.)

2.1.5 Initialization and Power Sequencing

The controller response to an Initialize (INIT) signal on the UNIBUS is immediate, terminating any function being executed by any drive.

The controller monitors the DC power status line on the UNIBUS, DCLO (DC Power Low). In the event the DCLO indicates that system DC power is unstable, the controller will terminate and clear the controller unconditionally. When DC power is stabilized, the controller will perform an automatic initialization so that it is ready to execute the initial software commands received.

2.2 Controller Registers

Twenty registers are visible to software and emulated by the controller to communicate control commands, status data, error conditions, and maintenance information.

Specific bit locations in these drive registers are designated as follows:

- . Read Only indicates that software can read the bits but cannot load them.
- . Write Only indicates that software can load the bits but will read back a zero.
- . Read/Write indicates that software may load and read the bits back.

Table 2.2 defines these registers, their mnemonics, their UNIBUS addresses, whether they are read only or read/write, and their basic function.

TABLE 2.2
CONTROLLER REGISTERS

<u>REGISTER</u>	<u>NAME</u>	<u>UNIBUS ADDRESS</u>	<u>MODE</u>	<u>FUNCTION</u>
RMCS1	Control	776 700	Read/Write	Function code, Go bit.
RMWC	Word Count	776 702	Read/Write	2's complement of number of words to be transferred.
RMBA	Bus Address	776 704	Read/Write	Memory address of location where data transfer is to begin.
RMDA	Desired Sector/Track Address	776 706	Read/Write	Disk sector and track address where transfer is to occur.
RMCS2	Status	776 710	Read/Write	Controller status indicator
RMDS	Drive Status	776 712	Read/Write	Non-error status plus error summary bit.
RMER1	Error No. 1	776 714	Read/Write	Individual error indicator
RMAS	Attention Summary	776 716	Read/Write	1-bit per drive attention summary status.
RMLA	Look Ahead	776 720	Read Only	Current sector address under heads.
RMDB	Data Buffer	776 722	Read Only	Input and output connection to silo for maintenance.
RMMR1	Maintenance No.1	776 724	Read/Write	Diagnostic test functions.
RMDT	Drive Type	776 726	Read Only	Drive Character indication
RMSN	Serial No.	776 730	Read Only	Drive Unit No. Plus One.
RMOF	Offset	776 732	Read/Write	Control bit for offset of drive heads, and format mode bit.
RMDC	Desired Cylinder	776 734	Read/Write	Address of cylinder for seek operation.
RMHR	Holding	776 736	Read/Write	Not used; contents always all zeros.
RMMR2	Maintenance No.2	776 740	Read Only	Diagnostic test functions.
RMER2	Error No. 2	776 742	Read/Write	Drive error bits.
RMEC1	ECC Position	776 744	Read Only	Position of error burst.
RMEC2	ECC Pattern	776 746	Read Only	Error Burst.

2.3 Error Correction Code (ECC)

The S34/A Controller contains ECC logic capable of detecting errors in the data read from disk and providing information to the software to permit data recovery. The ECC code employed locates an error that falls within an 11-bit burst. An uncorrectable error includes any error field larger than an 11-bit burst and isolated dropped bits. (For example, one bit in word 0 and one bit in word 225). The S34/A indicates ECC uncorrectable errors to the software by setting the ECC hard error bit (ECH) in Error Register No. 1 (RMER1). The ECC logic performs the following functions:

1. Finds the 11-bit burst where the read error is located.
2. Determines the exact location of the burst within the data field.

This error information is provided to software through two registers.

1. ECC Pattern Register (RMEC2)

Contains the actual 11-bit correction mask.

2. ECC Position Register (RMEC1)

Contains the location of the first bit of the error burst within the 4096 bit data field.

The actual correction of the error is done by software using the data contained in these two registers. In the event of a hard ECC error, the contents of the ECC pattern and ECC position registers are of no significance.

2.4 Disk Interface

The controller has an industry standard SMD interface, utilizing Motorola 3450 and 3453 differential transmitters and receivers. These circuits provide a terminated, balanced transmission system and allow disk operation at radial distances up to fifty feet and daisychain distances up to one hundred feet from the controller. Round cable drive connections are shown in Figures 2.3 and 2.4.

The "A" cable is a twisted pair, flat ribbon cable which allows mass termination to the "A" cable connector without stripping. The "B" cable is a flat ribbon cable with a ground plane and drain wire, which allows mass termination without stripping. See Figures 2.1 and 2.2.

2.5 Testability

The design of the S34/A Controller includes provisions for ease of testing in both the factory and field environments.

2.5.1 Factory Testing

Features which aid in the factory test environment include:

1. External Control/Access
 - . Disabling on board ROM.
 - . Substitution of external ROM/RAM for microdiagnostics.
 - . Access to ROM address for breakpoint or sync.
 - . Control of internal clock for clock stop, single micro-step or "clock divisible by "n" testing.
2. "Closed Path" structure including:
 - . Address/Data moved on to and off of the UNIBUS simultaneously to allow verification of the UNIBUS interface outside a system environment.
 - . Disk Control/Status/Data Path ports interconnectable externally to allow verification of disk interface without connection to a disk.

The capability to exercise the controller with external micro-diagnostics in the manufacturing environment is insured by the above provisions which can be implemented by use of a special prom set with micro-diagnostics.

2.5.2 Internal Self-Test

The S34/A Controller firmware contains an automatic self-test feature enabled on power-on with errors/status displayed via on board LED's. Initially the LED's are illuminated with successive tests extinguishing LED's. The microprocessor ALU, and control sequencer are checked. A failure will leave LED's lit and prevent any I/O operations. The same LED's are used for activity indicators during DMA transfer operations.

2.6 Power Consumption

Voltage & Current - +5V @ 8.5 amps MAX.
 -15V @ 0.5 amps MAX.

CONTROLLER

A CABLE
(CONTROL CABLE)


DRIVE

A CABLE		LO	HI	A CABLE
Unit Select Tag		22,	52	
Unit Select 2 ⁰		23,	53	
Unit Select 2 ¹		24,	54	
Unit Select 2 ²		26,	56	
Unit Select 2 ³		27,	57	
Tag 1	2	1,	31	
Tag 2	2	2,	32	
Tag 3	2	3,	33	
Bit 0	2	4,	34	
Bit 1	2	5,	35	
Bit 2	2	6,	36	
Bit 3	2	7,	37	
Bit 4	2	8,	38	
Bit 5	2	9,	39	
Bit 6	2	10,	40	
Bit 7	2	11,	41	
Bit 8	2	12,	42	
Bit 9	2	13,	43	
OPEN CABLE DETECTOR		14,	44	
INDEX	2	18,	48	
SECTOR	2	25,	55	
FAULT	2	15,	45	
SEEK ERROR	2	16,	46	
ON CYLINDER	2	17,	47	
UNIT READY	2	19,	49	
ADDRESS MARK FOUND	2	20,	50	
WRITE PROTECTED	2	28,	58	
POWER SEQUENCE PICK			29	
POWER SEQUENCE HOLD			59	
BUSY	2 1	21,	51	
NOT USED (SPARE)		30,	60	

ONE TWISTED
PAIR

NOTE: 60 POSITION
28 AWG. 30 TWISTED PAIR - STRAIGHT FLAT CABLE
MAXIMUM LENGTH - 100 FT.
1 DUAL CHANNEL UNITS ONLY
2 GATED BY UNIT SELECT

Figure 2.1 - Tag Bus I/O Interface




NOTES:

1. 26 CONDUCTOR, FLAT CABLE. MAXIMUM LENGTH - 50 FT.
2. NO SIGNALS GATED BY UNIT SELECTED.

FIGURE 2.2 "B" CABLE INTERFACE
(DATA CABLE)

**"A" CABLE DEFINITIONS
ROUND CABLE DRIVE CONNECTOR**



PIN IDENTIFICATIONS


SIGNAL NAME	FLAT CABLE PINS**	J1/J2*** PINS	FROM	TO
UNIT SELECT BIT 0	23,53	1,4	CONTROL UNIT	DRIVE
UNIT SELECT BIT 1	24,54	2,5	CONTROL UNIT	DRIVE
UNIT SELECT BIT 2	26,56	3,7	CONTROL UNIT	DRIVE
UNIT SELECT BIT 3	27,57	8,12	CONTROL UNIT	DRIVE
UNIT SELECT TAG	22,52	22,25	CONTROL UNIT	DRIVE
SET CYLINDER (TAG 1)	1,31	46,49	CONTROL UNIT	DRIVE
SET HEAD ADDRESS (TAG 2)	2,32	48,51	CONTROL UNIT	DRIVE
CONTROL TAG (TAG 3)	3,33	52,55	CONTROL UNIT	DRIVE
BIT 0	4,34	23,26	CONTROL UNIT	DRIVE
BIT 1	5,35	24,27	CONTROL UNIT	DRIVE
BIT 2	6,36	28,31	CONTROL UNIT	DRIVE
BIT 3	7,37	29,32	CONTROL UNIT	DRIVE
BIT 4	8,38	30,33	CONTROL UNIT	DRIVE
BIT 5	9,39	34,37	CONTROL UNIT	DRIVE
BIT 6	10,40	35,38	CONTROL UNIT	DRIVE
BIT 7	11,41	36,39	CONTROL UNIT	DRIVE
BIT 8	12,42	40,43	CONTROL UNIT	DRIVE
BIT 9	13,43	41,44	CONTROL UNIT	DRIVE
OPEN CABLE DETECTOR	14,44	16,20	CONTROL UNIT	DRIVE
INDEX	18,48	10,13	DRIVE	CONTROL UNIT
SECTOR	25,55	74,77	DRIVE	CONTROL UNIT
FAULT (UNSAFE)	15,45	11,14	DRIVE	CONTROL UNIT
SEEK ERROR (SEEK INCOMPLETE)	16,46	75,78	DRIVE	CONTROL UNIT
ON CYLINDER (ATTENTION)	17,47	15,18	DRIVE	CONTROL UNIT
UNIT READY (ON LINE)	19,49	17,21	DRIVE	CONTROL UNIT
WRITE PROTECT	28,58	53,56	DRIVE	CONTROL UNIT
ADDRESS MARK (NOT USED)	20,50	42,45	DRIVE	CONTROL UNIT
POWER SEQUENCE HOLD (-)	59	76	CONTROL UNIT	DRIVE
SEQUENCE PICK IN (-)	29	73	CONTROL UNIT	DRIVE
NOT USED (SPARE)	30,60	54,57		
DC GROUND	—	80		
SHIELD GROUND	—	82		
BUSY (DUAL CHANNEL ONLY)	21,51	67,72	DRIVE	CONTROL UNIT

**IN FLAT CABLES HAVING ROUND CABLE CONNECTOR ON ONE END

***FIRST PIN IN PAIR IS (-); SECOND IS (+) IN ROUND CABLE CONNECTOR

FIGURE 2.3

"B" CABLE DEFINITIONS ROUND CABLE DRIVE CONNECTOR



0-0508

PIN IDENTIFICATIONS

SIGNAL NAME	FLAT CABLE PINS**	J3 PINS ⁵	FROM	TO
WRITE DATA	8,20	A,B	CONTROL UNIT	DRIVE
GROUND ¹	7	D		
SERVO CLOCK	2,14	M,N	DRIVE	CONTROL UNIT
GROUND ^{1,4}	1	K		
READ DATA	3,16	U,V	DRIVE	CONTROL UNIT
GROUND ¹	15	T		
READ CLOCK	5,17	W,X	DRIVE	
GROUND ¹	4	Y		
WRITE CLOCK	6,19	H,J	CONTROL UNIT	DRIVE
GROUND ¹	18	E		
SEEK END (ATTN)	10,23	AA,CC	DRIVE	CONTROL UNIT
UNIT SELECTED	22,9	DD,BB	DRIVE	CONTROL UNIT
GROUND ²	21	C		
INDEX OPT. ³	12,24	EE,HH	DRIVE	CONTROL UNIT
GROUND ²	11	L		
SECTOR OPT. ³	13,26	FF,JJ	DRIVE	CONTROL UNIT
GROUND ²	25	F		

** IN FLAT CABLES HAVING ROUND CABLE CONNECTOR ON ONE END

¹ A SHIELD FOR SIGNAL PAIR WHICH PROCEEDS IT IN ROUND CABLE

² PRESENT IN FLAT CABLE ONLY, BOTH CONNECTOR TYPES

³ SECTOR AND INDEX MUST APPEAR IN "A" CABLE FOR S03 CONTROLLERS (SMD STANDARD CONFIGURATION).

⁴ ALSO SHIELD DRAIN WIRE OF FLAT CABLE

⁵ ROUND CABLE CONNECTOR

FIGURE 2.4

3.0 MECHANICAL SPECIFICATIONS

3.1 Dimensions

The S34/A Controller is physically contained on a single hex height printed circuit board measuring 15.68 inches by 8.88 inches. The card is multi-layer printed wiring board having its power and ground distribution planes on the inner layers and signal lines on the outer layers (See Figure 5.2). The controller plugs into any standard hex SPC slot. This minimizes mounting space requirements, system configuration changes, specially wired system units, and external boxes and cables. Permanently attached insertion/extraction handles are provided to facilitate insertion and removal from the computer.

3.2 Cables

Disk drives are connected to the S34/A via flat ribbon connectors located on the top edge of the controller. One 60 conductor ribbon cable providing address, control and status between the controller and drives is connected to all drives in a daisy-chained fashion with a terminator at the end of the cable. A 26 conductor ribbon cable providing clock and data between the controller and each drive is required for each attached disk and connected in a star configuration.

3.3 Weight

Weight (without cables) is 1 pound, 11 ounces (.76 kg).

4.0 ENVIRONMENTAL SPECIFICATIONS

The S34/A Controller is designed to operate in or withstand shipping environments as follows:

4.1 Temperature

Operating: 0° to 55°C

Non-Operating: -40° to 60°C

4.2 Relative Humidity

Operating: 0 to 90% (without condensation)

Non-Operating: 5 to 95% (without condensation)

4.3 Altitude

Operating: 1000 ft. below sea level to 10,000 ft. above sea level.

Non-Operating: 1000 ft. below sea level to 20,000 ft. above sea level.

4.4 Vibration

Will withstand normal stresses encountered in transportation.

5.0 INSTALLATION AND OPERATION

5.1 General

A major advantage of the S34/A is its ease of installation. Since it is completely contained on a single hex board, it is physically installed the same as a standard PDP-11 hex interface board.

The user is referred to various DEC publications which may contain specific checklist items which should be observed in the installation of standard PDP-11 components as well as the S34 controller. Initial problems with the disk controller when imbedded in a system are, more often than not, the result of failure to observe all necessary installation procedures for all system elements, not just the disk controller. Often, various oversights will not be detected with some system elements connected and will appear only with the addition of new components. Some specific steps to avoid often-incurred problems of a general nature are noted below.

- 1) Verify that the capacity of the power source is not exceeded, and the source meets the tolerances specified for the minicomputer (and any other system elements of a special nature). An overloaded power source may produce intermittent failures which are difficult to detect.
- 2) Insure that the bus interrupt and DMA grant daisy-chain lines are properly propagated. Unused option slots should have these lines (NPG and BRG) jumpered.
- 3) Check to see that all boards in the chassis are properly oriented and that boards and drive cables are properly seated in the connectors.*

CAUTION: It is possible to plug S34/A controller in backwards. If power is applied in this position, controller components will be destroyed.

- 4) Insure that all necessary signals, including power and ground inputs, are connected as required to the backplane assembly.
- 5) Check all option switches, option jumpers, and other variable items for proper settings/connection.

5.2 Inspection

A visual inspection of the unit is recommended after unpacking. Specific checks should be made for such items as bent or broken pins or component leads, damaged components, or any other visual evidence of physical damage. The cables (if included) should likewise be visually inspected prior to installation.

The simplicity of the S34/A controller makes such visual inspection most worthwhile because physical damage incurred in shipment will usually be obvious. Should any damage be detected, you may wish to immediately return the unit to Dataram for repair prior to further handling.

5.3 Installation

5.3.1 Computer Installation (See Section 5.6 for Configuration and Option Switches and Jumpers)

After visual inspection and prior to insertion in the computer, it is recommended that the S34/A be checked for proper configuration. The optional selections on the board which control configuration are:

- . Proper Interrupt Vector Address Switch Settings
- . Proper CSR Address Switch Settings
- . Proper Drive Configuration Switch Settings
- . Burst Size Jumpers and NPR Off Time Switch Settings
- . Throttle Jumpers and Dual Port Jumpers

The S34/A interfaces the UNIBUS via the C,D,E, and F connectors only. The backplane slot must be compatible with Hex Small Peripheral Controllers (SPC). DEC system unit backplane may be either UNIBUS or MUDBUS compatible.

The S34/A controller has DMA capability and utilizes the BUSNPG line. It must be insured that BNPGIH and BNPGOH lines are not wirewrap jumpered on the computer bacakplane in the slot to be occupied by the S34/A (Pins CA1 and CB1). If the S34/A is unplugged, this jumper or a grant card with this connection must be installed for a proper operation without the S34/A.

5.3.2 Drive Installation

5.3.2.1 General

Prior to connecting the drive to the S34/A, confirm the following:

- (1) The Drive is configured for the proper number of sectors (32 sector format for S34/A).
- (2) Sector and Index are on the A cable.
- (3) Make sure the last physical drive is terminated per manufacturer's recommendation.
- (4) Ground cable must be installed between computer frame and drive ground lug.

5.3.2.2 Cable Connections

The 60-position A cable connector is installed in the corresponding connector on the S34/A. The 26-position B cable connector of each drive may be installed in any of the four connectors on the S34/A. The four connectors are identical and no particular sequence of physical/logical drive number assignment is required. Arrows marked on connectors must line up.

CAUTION: Use care when inserting into and removing from the drive cable connectors because the connector material can be easily damaged. A connector tool is available from the manufacturer and is recommended.

5.4 Operation and Diagnostics

5.4.1 Power Up

Upon power up, the S34/A performs a self test diagnostic. This can be noticed by observing the LED's located along the edge of the S34/A. During power up, the LED's will appear to flash on simultaneously and then go out.

If the LED's do not all go out but remain lit in some binary code, this will indicate a failure of some sub-test.

The power up tests are to verify proper operation of internal controller circuits only and should run to completion (all lights go out) whether or not a drive is connected. If the board has +5 volts applied and backplane signals BUS BPOK-H and BUS DCOK-H are both high (true), the tests should run successfully on a good controller board.


If an error condition is displayed by the LED's the installation procedure should not be continued. Recheck all connections and options and retry the power up self test. If there is still a failure, refer to section 5.5. If the problem remains, contact the factory for assistance or return the S34/A for repair as outlined in Dataram's "Return Material Policy".

Activity Indication

In normal operation, the eight LED's serve as activity indicators. LED07, 06, & 05 are the logical drive number. LED04, 03, 02, 01 & 00 are the transfer function being performed on that drive number, equivalent to CS1 bits 05 thru 01 respectively. (See Table 5.1).

TABLE 5.1
ACTIVITY DISPLAY

OPERATION	RESULTING DISPLAY				
	LED04	LED03	LED02	LED01	LED00
Write Check Data	1	0	1	0	0
Write Check Header & Data	1	0	1	0	1
Write Data	1	1	0	0	0
Write Header & Data	1	1	0	0	1
Read Data	1	1	1	0	0
Read Header & Data	1	1	1	0	1



5.4.2 Diagnostics

The S34/A will run all the DEC RM02 and RM05 diagnostics without patches with the exception of the two Diskless Diagnostic Tests. These diagnostics will not run at all due to the testing of the specific logic/hardware implementation of an RM02 and RM05, and extensive use of maintenance mode operations which are not emulated in the S34/A.

5.4.2.1 Formatting

Prior to running any diagnostics or operating system, the disk must first be formatted by one of two methods. They are the DEC RM05/3/2 format diagnostic CZRMLB1 or the on-board format method. The on-board format does not verify but does not require any special diagnostic program and takes only about 1.5 minutes for an RM02 and about 5 minutes for an RM05. This format could then be verified through use of a bad block utility of the operating system.

1. On Board Format

This feature requires a series of register loads in the proper order, with acceptable values, as well as SW2-8 open or off to enable this feature. This switch should be closed or on to hardware disable this feature.

On board FMT Feature:

SW2-8	OPEN OR OFF	ENABLE
SW2-8	CLOSED OR ON	DISABLE

To run on board format, set SW2-8 to open or off. Then run the following program, starting at any address.

```
012737 -- 000040 176710 MOV #40,@#CS2 ; CONTROLLER CLEAR
012700 176700 MOV #CS1,R0 ; 176700 in R0
012737 00000n 176710 MOV #0,@#CS2 ; n=LOGICAL DRIVE NUMBER (0-7)
012710 000021 MOV #21,(R0) ; READ IN PRESET
012737 010000 176732 MOV #10000,@#OF ; 16-BIT FORMAT
012737 000001 176724 MOV #1,@#MR1 ; MAINTENANCE MODE
012737 XXXXXX 176730 MOV #XXXXXX,@#SN ; XXXXXX=PACK SERIAL NO. (NON ZERO OCTAL
012710 000023 MOV #23,(R0) ; PACK ACKNOWLEDGE
012710 000061 MOV #61,(R0) ; WRITE DATA

105710 LOOP: TSTB (R0) ; LOOP TIL DRIVE RDY .
100376 BPL LOOP
000000 HALT
```

After program halts, read the following registers. They should contain the values as shown below:

```
776700  RMCS1 = 146260  TRANS ERR, RDY, NO GO
776714  RMER1 = 001000  ADDR OVFL ERR
776734  RMDC  = 001467  CYL 823
```

2. Formatting With the CZRMLB1 RM05/3/2 Formatter

The program is used as supplied by DEC. If the pack has not been previously formatted as an RM02 or RM05 Disk Pack, the bad block directory must first be initialized. The Formatter program can be run and it will report several errors. These are due to improper information in the bad track directory. The Formatter program will pause waiting for an operator response to the prompt "SN": (Serial Number). At this time, enter any octal non-zero pack serial number and a Carriage Return. The Formatter will now write the bad block directory and format the pack. Few, if any, errors should be reported on this pass. Any errors on this or subsequent passes are probably due to marginal media. If there is difficulty in getting the Formatter program to operate successfully on a previously unformatted pack, the following program can be used to initialize the directory sufficiently to allow the Formatter to run.

ADR

```
1000 12737 40 176710 MOV #40,@#176710 ;CNTRL CLR
1006 12737 23 176700 MOV #23,@#176700 ;PACK ACKNOWLEDGE
1014 12737 10000 176732 MOV #10000,@#176732 ;16 BIT FMT
1022 12737 1466 176734 MOV #1466,@#176734 ;CYL ADR=822
1030 12737 *2000 176706 MOV #2000,@#176706 ;TRK=4 SCT=0
1036 12737 2000 176704 MOV #2000,@#176704 ;BUS ADR=2000
1044 12737 160000 176702 MOV #160000,@#176702 ;WD CNT=16K
1052 12737 151466 2000 MOV #151466,@#2000 ;1ST HDR WRD
1060 12737 2000 2002 MOV #2000,@#2002 ;2ND HDR WRD
1066 12737 63 176700 MOV #63,@#176700 ;WRT HDR & DATA CMD
1074 105737 176700 NRDY:TSTB@#176700 ;TST RDY
1100 100375 BPL NRDY ;LOOP TIL RDY
1102 0 HALT ;RDY

*1030 12737 11000 176706 ;TRK=18,SCT=0 for RM05
```

A full pass of the format program CZRMLB1 should then be run to fully initialize the bad block directory. Some errors should be expected. A second pass should then be run, resulting in few, if any, errors. Any errors on subsequent passes would probably be due to marginal areas on the pack. These bad or marginal blocks may be flagged bad by use of the formatter utility which is accessed by starting the formatter diagnostic at location 204.

5.4.2.2 Diagnostic Tests

After formatting, the following diagnostic tests may be run without modification:

1. Performance Exerciser CZRMUB1 (RM05/3/2) Best overall single test. Verifies data and seek error rates while exercising the disk system by using all commands and data patterns. This test requires a fully formatted disk pack.
2. Functional Tests
 - Part 1 CZRMMB1 (RM05/3/2) - Test Housekeeping and Mechanical Positioning.
 - Part 2 CZRMNBØ (RM05/3/2) - Tests Write, Read, and Write Check operations using Header and Data.
 - Part 3 CZRMOBØ (RM05/3/2) - Tests Write, Read, and Write Check operations using Data only.

WARNING! The functional diagnostics can leave bad format on the disk if halted before completion. The test must be stopped with a control 'C' from the keyboard. On systems with SOFT 'SWR' type control 'G': then control 'C'.

3. Extended Drive Test CZRMVB1 (RM05/3/2) - Tests disk's ability to perform seeks and data storage and retrieval in the specified access times. Also tested are track and sector addressing. Disk pack must be formatted.

4. Drive Compatibility Test CZRMTB0 (RM05/3/2) - Tests pack interchange between RM02 Drives or RM05 Drives.

NOTE: Some diagnostic programs do not use the bad block directory and will report bad blocks as encountered.

5.4.2.3 Key-In Test Program

The program on Page 5-10 may be used to perform a rough operational check on the disk system at sites which do not have the full disk diagnostic or the means to load it. The contents of buffers may be changed, then Reads, Writes and Write Checks may be done. Proper status following each transfer should be verified by examining location 776700 (CSR1). The pack must have been formatted previously.

5.5 Disk System Troubleshooting Guide

5.5.1 Disk System failures usually fall into one of the following categories:

- 1) Internal S34/A Controller Problems
- 2) Drive Cabling Problems (A, B, Ground)
- 3) SMD Drive Problems
- 4) Host Processor Chassis Problems (CPU, Memory, Backplane, Power Supply)

The solution of any system problem relies on the successful isolation of the fault to one of these areas. Dataram controller support can be helpful only if the problem falls into the first category.

5.5.2 Fault Isolation Steps

5.5.2.1 Is it an Obvious S34/A Board-Problem?

- 1) Remove the A and B cables from the S34/A controller, then cycle the AC power to the computer off and on a few times. The self-test indicator lights should flash and then all go out. If one or more LED's remain on, either the S34/A is defective or the backplane wiring is improper. When any of the lights remain lit, the power-up sequence is aborted and the controller will not accept or respond to UNIBUS commands.

5-10

```

1          ;TITLE RM02.MAC
2          ;THIS ROUTINE WILL TRANSFER DATA FROM MEMORY TO THE
3          ;RM02 DISK, READ THE DATA BACK AND COMPARE FOR ERRORS.
4          ;TRANSFER PARAMETERS MAY BE ALTERED AS DESIRED.
5          ;
6 000000 012737 000040 176710 WRITE: MOV    #40,    @#176710    ;CLR CONTROLLER
7 000006 012737 000023 176700      MOV    #23,    @#176700    ;SET VOLUME VALID
8 000014 012737 010000 176732      MOV    #10000, @#176732   ;SET 16 BIT FORMAT
9 000022 005037 176710      CLR    @#176710        ;SELECT UNIT 0
10 000026 012737 000000 176734     MOV    #0,     @#176734   ;SELECT CYLINDER 0
11 000034 012737 000000 176706     MOV    #0,     @#176706   ;SELECT TRACK 0, SECTOR 0
12 000042 012737 010000 176704     MOV    #10000, @#176704   ;SELECT BUS ADDRESS (WRITE)
13 000050 012737 177770 176702     MOV    #177770,@#176702   ;SELECT WORD COUNT
14 000058 012737 000061 176700     MOV    #61,    @#176700   ;SELECT FUNCTION & GO BIT
15 000064 105737 176700      TSTB   @#176700        ;TEST FOR WRITE XFER DONE
16 000070 100375              BPL    -4              ;
17          ;
18 000072 012737 000040 176710 READ:  MOV    #40,    @#176710    ;CLR CONTROLLER
19 000100 012737 010000 176732      MOV    #10000, @#176732   ;SET 16 BIT FORMAT
20 000106 012737 000000 176734     MOV    #0,     @#176734   ;SELECT CYLINDER 0
21 000114 012737 000000 176706     MOV    #0,     @#176706   ;SELECT TRACK 0, SECTOR 0
22 000122 012737 020000 176704     MOV    #20000, @#176704   ;SELECT BUS ADDRESS (READ)
23 000130 012737 177770 176702     MOV    #177770,@#176702   ;SELECT WORD COUNT
24 000136 012737 000071 176700     MOV    #71,    @#176700   ;SELECT FUNCTION & GO BIT
25 000144 105737 176700      TSTB   @#176700        ;TEST FOR READ XFER DONE
26 000150 100375              BPL    -4              ;
27          ;
28 000152 012700 010000      CMP:   MOV    #10000, R0    ;SET WRITE DATA POINTER
29 000156 012701 020000      MOV    #20000, R1    ;SET READ DATA POINTER
30 000162 012702 177770      MOV    #177770,R2    ;SET WORD COUNT FOR COMPARE
31 000166 022021              1$:   CMP    (R0)+, (R1)+   ;COMPARE WRITE DATA WITH READ DATA
32 000170 001005              BNE    ERROR         ;HALT ON ERROR
33 000172 005202              INC    R2            ;INCREMENT WORD COUNT FOR COMPARE
34 000174 005702              TST   R2            ;TEST WORD COUNT FOR COMPARE OVERFLOW
35 000176 001373              BNE    1$           ;CONTINUE COMPARE IF NEGATIVE
36 000200 000167 177574      DONE: JMP    WRITE    ;TRANSFER OK
37 000204 000000      ERROR: HALT        ;DATA COMPARE ERROR
38          000000      .END WRITE

```

If the lights extinguish after 200 milliseconds or so as they should, the principal elements of the S34/A will be functioning properly. If the lights remain on, see Figure 5.1 (the Flow Diagram) for remedial action.

5.5.2.2 Is the S34/A Capable of Generating a Slave Response on the UNIBUS? Are the Emulated RM02/RM05 Registers Being Initialized Properly?

Do a "BUS INIT" (System Reset) by pressing the INIT button or cycling power to the computer. Examine the contents of each register at locations 776700 up to and including 776746, comparing each register to the "No Drive Connected" data in Table 5.2. If the data comes back wrong or if bus timeouts occur, check for possible custom address jumpering on the S34/A board, faulty backplane wiring, or dirty connector fingers.

5.5.2.3 Can the Emulated Registers Be Written Into?

Attempt to write the Word Count Register by depositing into and then reading back from address 776702.

1) Deposit all 1's (177777) into WC, then read it back. Repeat with all zeros. Any missing bits or bus timeout could mean poor seating of board, dirty board fingers, faulty backplane connector. Only certain bits in certain registers may be written into, so that writing into registers other than WC may produce confusing results. Modification of some registers causes the contents of other registers not addressed to change also as a result of the emulation process.

5.5.2.4 Can the S34/A Communicate with a Drive and Determine its Status?

1) Connect a single drive to the S34/A controller via A and B cables. Make sure that pin orientation is correct and that the "A" cable is terminated at the drive end. Set Drive Unit Number to UNIT 0 by inserting a "0" button or by setting drive switches on the drive. Install a scratch pack (if removable media), bring drive up to speed, and issue a system reset from the CPU front panel. The DRIVE PROTECT switch should be OFF.

Repeat the examination of RM02/RM05 emulated register per 5.5.2.2, this time comparing the data with the "drive connected and ready" data of Table 5.2. Data should be in agreement. If not, the differences should provide a clue to the trouble. Of particular interest is Drive Status (DS) Register, in which bit 7 set indicates that the drive is ready and bit 12 shows that the medium is on line (See section 6.2).

5.5.2.5 Is S34/A Capable of Completing a Disk Operation (Does Controller Sense Index and Sector Pulses of Selected Disk? Can Controller Operate in the Backplane's NPR Facility?)

With a formatted pack loaded, perform the following test:

- 1) Write location 776710 with a 40 to clear controller (status and buffer address).
- 2) Zero main memory location locations 0-20₈ to provide a buffer space.
- 3) Write location 776702 with a 177770 to produce a word count of 8 decimal.
- 4) Write location 776706 with a zero to clear the DISK ADDRESS.
- 5) Write location 776700 with a 23 to set the VOLUME VALID bit and allow disk transfers.
- 6) Write location 776732 with a 10000 to set "16 bit mode" header bit.
- 7) Key this program into memory starting at location 10000:
10000 12737 71 776700 ;MOVE 71 COMMAND (READ) TO CSF
10006 777 ;LOOP AT 10006.
- 8) Start computer at location 10000.
- 9) Halt computer and examine CS1 at 776700. Status should read 4270 if no error occurred. A 1 in bit 15 indicates that an error was detected, while a 1 in bit 0 (XX71) means that the GO bit is still set and the command never executed. If bit 15 has set, the error bit in the other registers can be examined to better determine the nature of the failure.

- 10) If the Read was successful, the 8 words transferred should reside in locations 0-16 of main memory and may be examined.
- 11) Writes and Write Checks can be performed by placing 61 or 51 at location 10002, respectively. If the pack is initially unformatted, use one of the two methods of formatting described in section 5.4.2.1. The use of format (Write Header and Data) commands in this test may require that the pack be reformatted later.

Failing of the GO bit to clear is usually caused by a missing servo clock (B cable) or missing sector or index pulses on the A cable. Cable or drive faults could cause this. BUS timeout under NPR facility may cause (NXM) bit 11 of CS2 (776710) to set or the GO bit to stay set and the activity LEDs to show a transfer in progress, waiting for a grant.

- 5.5.2.6 If any of the previous tests fail, it may become necessary to employ an oscilloscope to find the fault. This is especially true if cable problems are suspect and there is only one set of cables at the site.

All signals in the SMD interface are current differential. When terminated with 100 ohms to ground the + side of an asserted signal will read 0 volts and the - side will read approximately -.8 volts. With a negated signal, the reverse is true. An unterminated line reads approximately -5 volts regardless of logic state.

If a "B Cable" is suspect, the cable may be disconnected at the controller end and scoped with a probe terminated to ground with 100 ohms. All of the B Cable lines are active whether their drive is selected or not and the signals, particularly the servo and read clocks, should be present all the time. The waveform should be sloped but not ragged and appear on both the + and - sides of the line, 180 degrees out of phase. The "selected" line should pulse periodically

as the drive is selected and its status polled by the firmware.

The "A" cable lines are driven mostly by the controller and probing should be done at the drive end. Exceptions to this are the INDEX and the SECTOR signals, which are gated with UNIT SELECTED and come from the drive.

The most satisfactory method of proving the integrity of an A or B cable is to "ring it out" with an ohmmeter or buzzer. Pin configuration tables appear as Figures 2.1 - 2.4. Continuity of the shield drain on pin 1 of the "B Cable" should also be verified.

It should be pointed out that a relatively high percentage of systems failures have been attributed to defective flat cables, regardless of their source of manufacture. The user should have his cables checked thoroughly (or replaced) before calling the drive or controller manufacturer to task.

5.5.2.7 Functional Testing of the S34/A System

Will the System Format a Pack?

- 1) Load DEC CZRMLB1 RM05/3/2 Formatter Program into the computer memory and execute. Error reports may be somewhat ambiguous and do not readily substitute for the previous procedures. The operating procedure is a part of the program's listing.

5.5.2.8 Will the System Transfer Data?

- 1) Load DEC CZRMVB1 RM05/3/2 Performance Exercisor and run. If the program indicates that no drives are on line, be sure that a Unit Select button from 0 to 3 is installed in the drive. If diagnostics cannot find the drive, it will not proceed further.

TABLE 5.2

REGISTER CONTENTS FOLLOWING POWER ON CONTROLLER RESET
AS READ SEQUENTIALLY

Bus Address	Register Designation	Contents w/o Drive	Contents W/Drive Powered But Not Rdy	Contents w/Drive \emptyset Ready RM02/RM05
776700	CS1	140200*	4200	4200*
776702	WC	0	0	0
776704	BA	0	0	0
776706	DA	XXXXXX	XXXXXX	XXXXXX
776710	SC2	10100*	100*	100*
776712	DS	0*	XX400*	10600*
776714	ER1	0	0	0
776716	AS	0	0	0
776720	LA	0	XXXXXX	XXXXXX
776722	DB	XXXXXX	XXXXXX	XXXXXX
776724	MR1	XXXXXX	XXXXXX	XXXXXX
776726	DT	0	20025/20027	020025*/020027*
776730	SN	0	100	100
776732	OF	0	0	0
776734	DC	0	0	0
776736	HR	XXXXXX	XXXXXX	XXXXXX
776740	MR2	XXXXXX	XXXXXX	XXXXXX
776742	ER2	0	0	0
776744	EC1	0	0	0
776746	EC2	0	0	0
776750	N/U	(Timeout)	(Timeout)	(Timeout)

* Significant Data

X-Indeterminate. Dependent upon emulation ROM revision level

For bit definition summary, see Table 6.1 and Section 6.2.

As the program executes, errors of various types may be reported. Some of these may be caused by bad areas of the pack; others may be related to drive head alignment. Poor grounding of the drive chassis to the CPU chassis may cause various types of intermittent "soft" errors.


If errors are logged during this test, the frequency and nature of the errors will determine whether the system is operating at an acceptable performance level. Substitution of disk packs, drives and controllers is about the only method which will enable the user to isolate the trouble down to a particular assembly. Errors which appear at the same disk address on multiple passes of the diagnostic are typical of disk pack problems. A good system with an error-free pack can be expected to run overnight with zero errors detected by this program. Bad or marginal blocks when flagged bad by the formatter diagnostic utility will be skipped over by the performance exerciser. Additional marginal blocks may be flagged bad by running the format diagnostic starting at LOC 204 and specifying those blocks. The complete format program must be rerun to mark these sectors bad and record the same in the bad block table.

5.5.2.9 Troubleshooting Flow Chart

The flow diagram of Figure 5.1 summarizes the steps which should be used to try to isolate system problems before any vendors are contacted. Data collected during this procedure (essentially the same as previously described) will be important to the resolution of the difficulty.

FIGURE 5.1

FLOW DIAGRAM



5.6 Option Jumpers and Switches (See Figure 5.2)

5.6.1 Drive Configuration

The table below shows the proper settings of SW3 and SW5 for different drive sizes. Any "B" cable can be plugged into any of the four controller plugs. The physical drive unit number set by a plug or switches on each drive will be used by the controller along with SW3 and SW5 to determine drive type.

SWITCH NO.	SWITCH POSITION				PHYSICAL DRIVE NO.
SW3	8	7	6	5	0
SW3	4	3	2	1	1
SW5	8	7	6	5	2
SW5	4	3	2	1	3

DRIVE TYPE	-	-	-	-	EMULATION
80MB SMD	*	ON	ON	ON	1 - RM02
160MB SMD	*	ON	ON	OFF	2 - RM02's
300MB SMD	*	ON	OFF	ON	1 - RM05
84MB M2312	*	ON	OFF	OFF	1 - RM02
330MB M2294	*	OFF	ON	ON	1 - RM05

(Other combinations reserved)
For logical number - see note ##

OFF = OPEN

ON = CLOSED

* = INTERLEAVE OPTION ON FORMAT

ON = NO INTERLEAVE OFF = 2:1 INTERLEAVE

##NOTE: Logical drives are numbered consecutively starting with drive zero. 160 MByte drives emulate two logical drives; all other drive sizes emulate one logical drive. In units with no 160 MByte drives logical unit numbers are equal to physical unit numbers. In systems with 160 MByte drives this is not true. For example, consider a system as follows:

PHYSICAL DRIVE NO.	DRIVE TYPE	LOGICAL DRIVE NO.
0	Not 160 MB	0
1	160 MB	1,2
2	Not 160 MB	3

5.6.2 NPR Burst Size and Off Time

The maximum burst size per NPR is set by SW4. This burst size is automatically reduced (throttled) if other NPR's or BR's become active during a transfer. When E2-1 to E2-2 is jumpered, throttle is enabled and when E2-1 to E2-2 is removed, the throttle is disabled and all bursts will be the selected maximum size. The standard burst size is 16 words.

When the burst is completed but more data is still to be transferred SW6 determines the wait or "Off Time" before the next request is made. The standard Off Time is 3 usec.

DMA BURST SIZE

SW4	1	2	3	4	5	6	7	8	Set 1 and only 1.
WORDS/BURST	1	2	4	8	16	32	64	128	Switch to ON (or CLOSED)

↑
(STD)

NPR OFF TIME

SW6	*	8	7	6	5	1	2	3	4	Set None or only 1.
uSEC OFF	0	3	6	12	24	48	96	192	398	Switch to ON (OR CLOSED)

↙
(STD)

* NO SWITCH ON (OR CLOSED)

ENABLE THROTTLE (STD)
DISABLE THROTTLE

E2-1 to E2-2
IN
OUT

For further discussion of these settings and their effects on performance see Section 7.5, Theory of Operation.

5.6.3 CSR Address

The standard RH11 Bus Address for CS1 is 776700₈ and is set by SW1. Alternate addresses may be switch selected in the range of 760000₈ to 777700₈. CSR address must end in 00₈.

ADDRESS BIT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SW1	--	--	--	1	2	3	4	5	6	7	*8	-	-	-	-	-
776700	1	1	1	OFF	OFF	OFF	ON	OFF	OFF	OFF	ON	0	0	0	0	0
777400	1	1	1	OFF	OFF	OFF	OFF	OFF	ON	ON	ON	0	0	0	0	0
776300	1	1	1	OFF	OFF	OFF	ON	ON	OFF	OFF	ON	0	0	0	0	0

*SW1-8 MUST BE ON.

OFF = Open and is equal to "1".

ON = Closed and is equal to "0".

5.6.4 Vector Address

The standard RH11 Interrupt Vector is 254₈. This is set by SW2. Alternate vectors may be switch selected in the range of 0 to 374₈.

VECTOR BIT	-	7	6	5	4	3	2	1	0
SW2	-	6	5	4	3	2	1	-	-
VECT = 254	0	OFF	ON	OFF	ON	OFF	OFF	0	0
VECT = 210	0	OFF	ON	ON	ON	OFF	ON	0	0
VECT = 150	0	ON	OFF	OFF	ON	OFF	ON	0	0

OFF = Open and is equal to a "1".

ON = Closed and is equal to a "0".

5.6.5 Interrupt Priority

The standard RH11 Interrupt Priority is BR5 and is implemented in jumpers (E1). Other priority levels from BR4 to BR7 are jumper selectable.

Priority	Add E1 Jumpers as below, and remove all others in E1.
BR4	13-1, 14-5, 15-6, 7-8, 9-10, 11-12
BR5	13-2, 14-7, 15-8, 5-6, 9-10, 11-12
BR6	13-3, 14-9, 15-10, 5-6, 7-8, 11-12
BR7	13-4, 14-11, 15-12, 5-6, 7-8, 9-10

5.6.6 Dual Port Enable

Dual port features for drives so equipped:

ENABLE DUAL PORT	E7-1 to E7-2	E7-2 to E7-3
DISABLE DUAL PORT	IN	OUT
	OUT	IN




FIGURE 5.2

5-21

6.0 PROGRAMMING

6.1 Command Codes

Software initiates operations by selecting a drive, loading the control register with a function code and setting the GO bit. The function code specifies the command to be executed upon assertion of the GO bit. The commands can be divided into three categories: positioning commands, data transfers, and housekeeping operations. These commands and their corresponding octal functions are listed below.

<u>Positioning Commands</u>	<u>Function Codes (Octal)</u>
Seek	5
Recalibrate	7
Offset	15
Return to Centerline	17
Search	31

<u>Data Transfer Commands</u>	<u>Function Codes (Octal)</u>
Write Check Data	51
Write Check Header and Data	53
Write Data	61
Write Header and Data (Format)	63
Read Data	71
Read Header and Data	73

<u>Housekeeping Operations</u>	
No-Op	1
Drive Clear	11
Release	13
Read-In Preset	21
Pack Acknowledge	23

6.1.1 Positioning Commands

Positioning commands are used by the software to position the heads over the disk pack.

Seek* - Causes the heads to be moved to the cylinder address specified by the desired cylinder register (RMDC). The current cylinder equals the desired cylinder upon the completion of the command.

Recalibrate* - Positions the heads over cylinder zero.

Offset* - Allows the heads to be moved off the track centerline 200 microinches toward the spindle (positive offset) or away from the spindle (negative offset).

Return to Centerline* - Returns the heads to track centerline after an offset operation.

Search - A Seek command combined with a search for the desired sector address. Used to synchronize software with the desired disk address.

*Since the S34/A utilizes a daisy-chained control cable to the disk drives, positioning commands for one drive cannot be executed concurrently with data transfers to or from another drive. Therefore, the Seek, Recalibrate, Offset, and Return to Centerline commands are simulated logically with proper status for the software, but the physical positioning is deferred and completed with the next search or data transfer command. Recalibrate functions are completed automatically by the S34/A whenever a drive fault or seek error is encountered.

6.1.2 Data Transfer Commands

These commands transfer data to or from the disk and require the completion of a positioning command or an implied seek as part of the data command.

- Read Header and Data - Transfers two words of header information and 256 data words per sector from the disk pack to the PDP-11. If an error is detected in a header, the command will abort following the header CRC check and no further data is transferred.
- Read Data - Transfers 256 data words per sector from the disk pack to the PDP-11. If an error is detected in a header, the command will abort following the header CRC check and no further data is transferred.
- Write Check Header and Data - Compares two words of the header and 256 words of data per sector from the disk to 258 words of data per sector from memory. If an error is detected in a header, the command will abort following the header CRC check and no further data is transferred or compared.
- Write Check Data - Compares 256 words of data per sector from the disk to 256 words of data per sector from memory. If an error is detected in a header, the command will abort following the header CRC check and no further data is transferred or compared.
- Write Data - Transfers 256 words of data per sector to the drive. If an error is detected in a header, the command will abort following the header CRC check and no further data is transferred.
- Write Header and Data - Also referred to as a "format", this command writes all gaps, headers, and data for specified sector(s) including the sync byte, CRC and ECC.

6.1.3 Housekeeping Commands

These commands are used to place the drive logic into a known or initial state.

No-Op - Resets the GO bit. Considered a filler command.

Drive Clear - Clears bits in the following registers:

Status (RMDS)	Bit 14 (ERR) Bit 15 (ATA)
Error No. 1 (RMER1)	All Bits
Error No. 2 (RMER2)	All Bits
Attention Summary (RMAS)	All Bits (for the selected drive)
Maintenance No. 1 (RMAS)	All Bits
ECC Pattern (RMEC2)	All Bits

The drive clear command also clears all error indications in the drive provided the error condition no longer exists.

Release - Logically releases the dual-ported drive for use by the other port. The S34/A physically releases the drive upon completion of each command which required a drive selection for execution. Therefore the Release command is a logical emulation of a function previously completed.

Read-In Preset - Sets the volume valid (VV) bit (06) in the status register (RMDS), clears all bits in the desired sector/track address register (RMDA) and all bits in the desired cylinder address register (RMDC); clears the offset mode and the following bits in the offset register (RMOF):

- OFD (Bit 07) - Offset Direction
- HCI (Bit 10) - Header Compare Inhibit
- ECI (Bit 11) - Error Correction Code Inhibit
- FMT16 (Bits 12) - Format (CLRS 16 BIT FMT)

Pack Acknowledge - Sets the volume valid (VV) bit (06) in the status register (RMDS). This command must be issued before any data transfer or positioning commands can be given if the drive has gone off-line and then on-line (i.e., if MOL changes state). It is primarily intended to avoid unknown pack changes.

6.2 Controller Registers

Twenty registers are visible to software and emulated by the controller to communicate control commands, status data, error conditions, and maintenance information. See Table 6.1.

Specific bit locations in these drive registers are designated as follows:

- . Read Only indicates that software can read the bits, but cannot load them.
- . Write Only indicates that software can load the bits, but will read back a zero.
- . Read/Write indicates that software may load and read the bits back.

Table 6.2.1 and the paragraphs that follow define these registers their mnemonics, their UNIBUS addresses, whether they are Read Only or Read/Write, and their basic function.

6.2.1 Control Register (RMCS1) (776700)

This register is utilized by the controller to store the disk commands and operational status. The function (command) code designates a function for the drive selected in bits 00 through 02 of the RMCS2 register. Setting the GO bit causes the controller to execute the function code in the control register.

	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	
RMCS1 (776700) 00	SC	TRE	MCPE	0	DVA	PSEL	A17	A16	RDY	IE	F4	F3	F2	F1	F0	GO	R/W
RMWC (776702) RH	WC 15	WC 14	WC 13	WC 12	WC 11	WC 10	WC 9	WC 8	WC 7	WC 6	WC 5	WC 4	WC 3	WC 2	WC 1	WC 0	R/W
RMBA (776704) RH	BA 15	BA 14	BA 13	BA 12	BA 11	BA 10	BA 9	BA 8	BA 7	BA 6	BA 5	BA 4	BA 3	BA 2	BA 1	BA 0	R/W
RMDA (776706) 05	0	0	0	TA 16*	TA 8*	TA 4	TA 2	TA 1	0	0	0	SA 16	SA 8	SA 4	SA 2	SA 1	R/W
	*Used for RM05 Only																
RMCS2 (776710) RH	DLT	WCE	UPE	NED	NEM	PGE	MXF	MOPE	OR	IR	CLR	PAT	BAI	U2	U1	U0	R/W
RMDS (776712) 01	ATA	ERP	PIP	MOL	WRL	LBT	PGM	OPR	DRY	VV	0	0	0	0	0	OM	R
RMER1 (776714) 02	DCX	UNS	OPI	DTE	WLE	IAE	AOE	HCRC	HCE	ECH	WCF	FER	PAR	RMR	ILR	ILF	R/W
RMAS (776716) 04	0	0	0	0	0	0	0	0	ATA 7	ATA 6	ATA 5	ATA 4	ATA 3	ATA 2	ATA 1	ATA 0	R/W
RMLA (776720) 07	0	0	0	0	0	SC 16	SC 8	SC 4	SC 2	SC 1	0	0	0	0	0	0	R
RMDB (776722) RH	DB 15	DB 14	DB 13	DB 12	DB 11	DB 10	DB 9	DB 8	DB 7	DB 6	DB 5	DB 4	DB 3	DB 2	DB 1	DB 0	R
RMMR1 (776724) 03	OCC	R/G	EBL	REX	ESAC	PLFS	ECRC	POA	PHA	CONT	WC	EECC	WD	LS	LST	DMD	R
	DBCK	DBEM	DEBL	MSEN	MCLK	MRD	MUR	MOC	MSER	MOF	MS	DTG	MWP	MI	MSC	DMD	W

REGISTER SUMMARY, RM05/2 EMULATION

Table 6.1

	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	
RMDT (776726) 06	0	0	MOH 1	0	DRQ	0	0	DT 8	DT 7	DT 6	DT 5	DT 4	DT 3	DT 2	DT 1	DT 0	R
RMSN (776730) 10	SN 8000	SN 4000	SN 2000	SN 1000	SN 800	SN 400	SN 200	SN 100	SN 80	SN 40	SN 20	SN 10	SN 8	SN 4	SN 2	SN 1	R
RMOF (776732) 11	0	0	0	FMT 16	ECI	HCI	0	0	OFF DIR	0	0	0	0	0	0	0	R/W
RMOC (776734) 12	0	0	0	0	0	0	DC 512	DC 256	DC 128	DC 64	DC 32	DC 16	DC 8	DC 4	DC 2	DC 1	R/W
RMHR (776736) 13	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R/W
RMMR2 (776740) 14	RQA	RQB	TAG	TEST BIT	CIC	CIH	BB 9	BB 8	BB 7	BB 6	BB 5	BB 4	BB 3	BB 2	BB 1	BB 0	R
RMER2 (776742) 15	BSE	SKI	OPE	IVC	LSC	LBC	0	0	OVC	0	0	0	OPE	0	0	0	R/W
RMEC1 (776744) 16	0	0	0	P 4096	P 2048	P 1024	P 512	P 256	P 128	P 64	P 32	P 16	P 8	P 4	P 2	P 1	R
RMEC2 (776746) 17	0	0	0	0	0	PAT 11	PAT 10	PAT 9	PAT 8	PAT 7	PAT 6	PAT 5	PAT 4	PAT 3	PAT 2	PAT 1	R

REGISTER SUMMARY (Continued)

Table 6.1

Bits 00-05 GO and Function (GO, F0-F4) - Read/Write

GO bit and F0-F4 establish the function (command) code control bits that determine the action performed by the controller as shown below.

F4	F3	F2	F1	F0	GO	Octal	
0	0	0	0	0	1	01	No Operation
0	0	0	1	0	1	05	Seek Command
0	0	0	1	1	1	07	Recalibrate
0	0	1	0	0	1	11	Drive Clear
0	0	1	0	1	1	13	Release (Dual-Port Operation)
0	0	1	1	0	1	15	Offset Command
0	0	1	1	1	1	17	Return to Centerline
0	1	0	0	0	1	21	Read-In Preset
0	1	0	0	1	1	23	Pack Acknowledge (Set V.V.)
0	1	1	0	0	1	31	Search Command
1	0	1	0	0	1	51	Write Check Data
1	0	1	0	1	1	53	Write Check Header and Data
1	1	0	0	0	1	61	Write Data
1	1	0	0	1	1	63	Write Header and Data
1	1	1	0	0	1	71	Read Data
1	1	1	0	1	1	73	Read Header and Data

The GO bit (bit 0) must be set to cause the controller to respond to a command. The GO bit is reset after command execution. All other commands are illegal (ILF).

Bit 06 Interrupt Enable (IE) - Read/Write

IE is a control bit that can be set only under program control. When IE=1, an interrupt may occur due to RDY or ATTN being asserted. Cleared by INIT, controller clear, or automatically cleared when an interrupt is recognized by the CPU. When a 0 is written into IE by the program, any pending interrupts are cancelled. A program-controlled interrupt may occur by writing 1's into IE and RDY at the same time.

Bit 07 Ready (RDY) - Read Only

This bit is normally set except during data transfers when it is reset. When a data transfer command code (51-73) is written into RMCS1, RDY is reset. At the termination of data transfer, RDY is set.

Bits 08-09 UNIBUS Address Extension (A16,A17) - Read Write

Upper extension bits of the RMBA register. Cleared by INIT, controller clear, or by writing 0's in these bit positions. These control bits cannot be modified while the controller is performing a data transfer (RDY negated).

Bit 10 Port Select (PSEL) - Read/Write

When PSEL=0, data transfer is via UNIBUS A. Cleared by UNIBUS INIT, controller clear, or by writing a 0 in this bit position. The controller only supports Port A operation; therefore, the bit must be 0 and, in addition, cannot be modified while the RH controller is performing a data transfer (RDY negated).

Bit 11 Drive Available (DVA) - Read Only

This bit is used in dual-port disk configurations and set when the drive is not busy on the other port. Since dual port operation is transparent to the operating system this bit is always 1.

Bit 12 Spare

Bit 13 MASSBUS Control Bus Parity Error (MCPE) - Read Only

Set when a simulated parity error is forced by a diagnostic while reading a register logically located in the drive. Cleared by UNIBUS INIT, controller clear, RH error clear, or by loading a data transfer command with the GO bit set. Simulated parity errors while writing a register logically located in a drive cause the PAR error (RMER1 register, Bit 03) to set.

Bit 15 Special Condition (SC) - Read Only

Set by TRE or ATTN or MCPE bits. Cleared by UNIBUS INIT, controller clear, or by removing the ATTN condition.

6.2.2 Word Count Register (RMWC) (776702)

The word count register is loaded by the program with the 2's complement of the number of words to be transferred. During a data transfer, it is incremented by 1 each time a word is transmitted to or from memory. A maximum of 65,535 words can be transferred at one time. It is cleared only by writing zeros into it.

6.2.3 Address Register (RMBA) (776704)

This register is used by the controller to address the memory location in which a transfer is to take place. The register contains the lower 16 bits of address which combine with Bit 09 and 08 of the control register RMCS1 to create the 18-bit memory address. This register is loaded by the program with the starting memory address. Each time a DMA transfer is made, the register is incremented by 2. If the BAI (Bus Address Increment Inhibit) bit (bit 03 of RMCS2) is set, the incrementing of the register is inhibited and all transfers take place to or from the starting memory address. It is cleared by a UNIBUS INIT or by controller clear.

6.2.4 Sector/Track Address Register (RMDA) (776706)

This register is used to address the sector and track on the disk to or from which a transfer is desired. The RMDA register is associated with the drive whose unit number appears in bits 00:02 of the status register RMCS2. Before a transfer, the RMDA is loaded by the program with the address of the first block to be transferred. The RMDA is incremented each time a block of data has been transferred so that consecutive blocks are automatically addressed when the word count indicates that more than one block is to be transferred.

The RMDA register contains a 5-bit sector address providing for 32 sectors per data track. The register also contains a 3-bit track address for RM02 and 5-bit track address for RM05 providing for 5 or 19 data tracks, respectively. The sector and track addresses are non-contiguous. However, when the sector count fills up with a count of 31, the next word read or written will cause the track address to increment and the sector address to clear. When the sector address and track addresses reach their full counts, the next word will cause both sector and track addresses to increment to 0 and a mid-transfer seek to occur. The RMDA register can only be loaded with a 16-bit word. Any attempt to write a byte causes the entire word to be written. Any attempt to write in this register while the drive's GO bit is asserted will cause an RMR (Register Modify Refused) error (RMER1, Bit 02) and the register is not modified.

Bits 00-04 Sector Address - Read/Write

Set by the program to specify the sector on which a transfer is to start. Cleared by read in preset command. Incremented after each sector has been transferred.

Bits 05-07 Spare

Bits 08-12 Track Address - Read/Write

Set by the program to specify the track on which a transfer is to start. Cleared by read in preset command. Incremented when sector 31 is reached.

Bits 13-15 Spare

6.2.5 Status Register (RMSC2) (776710)

This Read/Write register indicates the status of the controller and contains the drive unit number. The unit number specified in Bits 00 thru 02 of this register indicates which of the possible eight logical drives is selected.

Bits 00-02 Unit Select - Read/Write

These bits are written by the program to select a drive. Cleared by UNIBUS INIT or controller clear. The unit select bits can be changed by the program during data transfer operations without interfering with the transfer.

Bit 03 Bus Address Inhibit (BAI) - Read/Write

When BAI is set, the controller will not increment the RMBA register during a data transfer. This bit cannot be modified while the controller is doing a data transfer (RDY negated). Cleared by UNIBUS INIT or controller clear.

Bit 04 Parity Test (PAT) - Read/Write

This bit is used by the controller to simulate a MASSBUS Data Bus Parity Error (MDPE) to support diagnostic programs. Cleared by UNIBUS INIT or controller clear.

Bit 05 Controller Clear (CLR) - Write Only

When a 1 is written into this bit, the controller is initialized. UNIBUS INIT also causes controller clear to occur.

Bit 06 Input Ready (IR) - Read Only

Set when a word may be written in the RMDB register by the program. Cleared by reading RMDB register. Serves as a status indicator for diagnostic check of the silo buffer. An attempt to write the RMDB register before IR is asserted will cause a Data Late Error (DLT). Used for diagnostic mode only.

Bit 07 Output Ready (OR) - Read Only

Set when a word is present in RMDB and can be read by the program. Cleared by UNIBUS INIT, controller clear, or by reading the RMDB register. Serves as a status indicator for diagnostic check of the silo buffer. An attempt to read the RMDB register before OR is asserted will cause a Data Late Error (DLT). Used for diagnostic mode only.

Bit 08 MASSBUS Data Bus Parity Error (MDPE) - Read Only

Set when a simulated parity error is forced by a diagnostic while doing a read or write-check operation. Cleared by UNIBUS INIT, controller clear, or loading a data transfer command with GO set. MDPE causes a transfer error (Bit 14 of RMCS1 sets). Simulated parity errors during write operations are detected by the drive and cause the PAR error (RMER1 register, Bit 03).

Bit 09 Missed Transfer (MXF) - Read/Write

MXF causes a transfer error (Bit 14 of RMCS1 sets). This bit can be set or cleared by the program for diagnostic purposes. This error occurs if a data transfer command is loaded into a drive that has ERR (Bit 14 of RMDS set). Cleared by UNIBUS INIT, controller clear, RH error clear, or loading a data transfer command with GO set.

Bit 10 Program Error (PGE)

Set when the program attempts to initiate a data transfer operation while the controller is currently performing one. Cleared by UNIBUS INIT, controller clear, or loading a data transfer command with GO set. PGE causes a transfer error (Bit 14 of RMCS1 sets). The data transfer command code is inhibited from being written.

Bit 11 Non-Existent Memory (NEM) - Read Only

Set when the controller is performing a DMA transfer and the memory address specified in RMBA is non-existent (does not respond to MSYN within 20us). Cleared by Q-BUS INIT, controller clear, or loading a data transfer command with GO set. NEM causes a transfer error (Bit 14 of RMCS1 sets). The RMBA contains the address +2 of the memory location causing the error.

Bit 12 Non-Existent Drive (NED) - Read Only

Set when the program reads or writes a drive register in a drive that does not exist or is powered down. Cleared by UNIBUS INIT, controller clear, or loading a data transfer command with GO set. NED causes a transfer error (Bit 14 of RMCS1 sets).

Bit 13 UNIBUS Parity Error (UPE) - Read/Write

Set if the UNIBUS parity lines indicate a parity error while the controller is performing a write or write-check command. Cleared by UNIBUS INIT, controller clear, RH error clear, or loading a data transfer command with GO set. UPE causes a transfer error (Bit 14 of RMCS1 sets). When a UNIBUS parity error occurs, the RMBA register contains the address +2 of the memory word with the parity error (if BAI (Bit 03 of this register) is not set). This bit may be set by program control for diagnostic purposes.

Bit 14 Write Check Error (WCE) - Read Only

Set when the controller is performing a write-check operation and a word on the disk does not match the corresponding word in memory. Cleared by UNIBUS INIT, controller clear, RH error clear, or loading a data transfer command with GO set. WCE causes a transfer error (Bit 14 of RMCS1 sets). If a mismatch is detected during a write-check command execution, the transfer terminates and the WCE bit is set. The memory address displayed in RMBA (and extension) is the address of the word following the one that did not match (if BAI is not set). The mismatched data word from the disk is displayed in the data buffer (RMDB).

Bit 15 Data Late (DLT) - Read Only

Set only by the program reading or writing the RMDB register. DLT causes a transfer error (Bit 14 of RMCS1 sets). Cleared by UNIBUS INIT, controller clear, or loading a data transfer command GO set. Used for diagnostic mode only.

6.2.6 Drive Status Register (RMDS) (776712)

This Read-Only register contains the various state indicators for the selected drive. The status indicators displayed are those of the drive that is specified by the unit select bus (00:02) of the RMCS2 register. The register is a Read-Only register. Writing into this register will not cause an error and will not modify any of the status bits.

Bit 00 Offset Mode (OM) - Read Only

Set when an offset command is issued to the controller; reset by any of the following seven actions:

- 1) Power-Up
- 2) Mid-Transfer Seek
- 3) Read-In Preset
- 4) Write Data or Write Header and Data Command
- 5) Return to Centerline
- 6) Writing Desired Cylinder
- 7) Recalibrate Command

When set and a read command is received, the offset is performed prior to the execution of the read.

Bits 01-05 Spare

Bit 06 Volume Valid (VV) - Read Only

Set by the pack acknowledge or read-in preset commands. Cleared whenever the drive cycles up from the OFF state. When reset, this bit indicates when the drive has been put off-line and on-line and a disk pack may have been changed. Therefore, the program should not assume anything about the identity of the pack.

Bit 07 Drive Ready (DRY) - Read Only

Set at the completion of every command, data handling, or mechanical motion. Cleared at the initiation of a command. When set, this bit indicates the readiness of the controller to accept a new command involving data handling or mechanical motion of the drive. If a Read or Write command was issued, the setting of the DRY bit will indicate normal termination. If an error was made during the data transfer, the appropriate error bits and Bit 15 (ATA) of this register will also be set.

If a mechanical movement command was issued, the ATA bit will also be set when DRY is set. If an error occurs during the mechanical movement, the appropriate error bits will also be set.

The DRY bit is the complement of the GO bit. (DRY=GO negated) This is true except when the drive is non-existent; then the DRY bit is reset.

Bit 08 Drive Present (DPR) - Read Only

Always set to "one", if drive is connected and powered on.

Bit 09 Programmable (PGM) - Read Only

In the S34/A controller, this bit will always be reset to "zero".

Bit 10 Last Block Transferred (LBT) - Read Only

After reading or writing sector 31 of cylinder 882 on track 4, the LBT bit is set. With this bit set, the desired cylinder address register contains 823 (illegal address), and the desired sector track address register contains 0. Cleared when a new track or sector address is received. Also cleared during power-up cycle.

Bit 11 Write Lock (WRL) - Read Only

The drive is placed in write protect mode through a manual switch on the drive control panel. When the drive is write protected, any attempt by the operating system to issue a write command to a write-locked device will cause the write lock error (WLE, Bit 11 of RMER1) bit to set. Cleared when the PROTECT switch is not depressed (PROTECT light extinguished).

Bit 12 Medium On-Line (MOL)

After the drive power-up cycle, the heads are positioned over cylinder zero and the MOL bit is set. Whenever the MOL bit changes state (set or reset), Bit 15 (ATA) of this register is also set, except when the heads are unloaded. MOL is cleared when the heads are unloaded.

Bit 13 Positioning in Progress (PIP) - Read Only

Set when a positioning command is accepted. These commands are seek, offset, return to centerline, recalibrate, and search. In addition, PIP is set whenever MOL is reset and drive is powered up. Cleared when the function is completed.

The following chart shows the state of the PIP bit in relation to the type of operation being performed.

<u>Operation</u>	<u>DRY</u>	<u>PIP</u>	<u>ATA at End of Operation (No Error)</u>
No Operation	0	0	NO
Recalibrate	0	1	YES
Drive Clear	0	0	NO
Search	0	0/1	YES
Seek	0	1	YES
Offset	0	0	YES
Write Check	0	0	NO
Write Data	0	0	NO
Write Header and Data	0	0	NO
Read Data	0	0	NO
Head Header and Data	0	0	NO
Implied Seek	0	1	NO
Mid-Transfer Seek	0	1	NO
Return to Centerline	0	0	YES
Pack Acknowledge	0	0	NO
Read-In Preset	0	0	NO
Offset During Read	0	1	NO

Bit 14 Error (ERR) - Read Only

A composite error bit that is the logical OR of all drive error conditions. While ERR is set, only clearing commands are accepted. Set when either of the error registers (RMER1 or RMER2) indicates a drive error. Cleared by drive clear, INIT, writing 0's in error registers or during a power-up cycle.

Bit 15 Attention Active (ATA) - Read Only

Set when a drive attention condition exists as follows:

1. Any error in the error register:
 - a) If the GO bit is set; at the completion of the command.
 - b) If the GO bit is reset; at the occurrence of the error.
2. At the completion of seek, search, recalibrate, offset, or return to centerline.
3. When the MOL bit changes state.

These conditions are cleared by the following:

1. Drive clear command
2. Writing a 1 into the attention summary register (RMAS)
3. INIT command
4. Writing a 1 into the GO bit if no error condition exists

6.2.7 Error Register No. (RMER1) (776714)

This register contains the error status indicators for the drive whose unit number appears in Bits 00 through 02 of RMCS2. The logical OR of all the error bits in the RMER1 and RMER2 registers will be written into Bit 14 of RMDS.

The RMER1 register is a read/write register and can only be written as a word. Any attempt to write a byte will cause an entire word to be written. If the program attempts to write into this register while the drive is busy (GO bit is asserted), an RMR (RMER1 register, bit 02) error is set and the contents of the RMER1 register are not otherwise modified.

Errors can be classified into two categories: Class A and Class B.

- o A Class A error is handled at the completion of a non-data transfer command or, in the case of a data transfer command, at a sector boundary.

- o A Class B error causes the command to terminate immediately or as soon as possible.

Bit 0 Illegal Function (ILF) - Read/Write

ILF is a Class B error set when the GO bit is set, there is no previous error, and the function code in the control register does not correspond to a valid drive command. Cleared by drive clear, INIT, power-up cycle, or by writing 0's into this register.

Bit 01 Illegal Register (ILR) - Read/Write

ILR is a Class A error set when a read or write is attempted on a register address greater than 17. Cleared by drive clear, INIT, power-up cycle, or by writing 0's into this register.

Bit 02 Register Modify Refused (RMR) - Read/Write

RMR is a Class A error set when a write is attempted into any register (except RMAS or RMMR1) while the GO bit is set. Cleared by drive clear, INIT, power-up cycle, or by writing 0's into this register. The following registers can be written into before or after an operation, but not during.

- o Control Register
- o Error Registers
- o Maintenance Register No. 1
- o Attention Summary Register
- o Desired Sector/Track
- o Address Register
- o Offset Register
- o Desired Cylinder Address Register

The remaining drive registers are read-only registers. When RMR is set, the drive continues to execute the command in progress.

Bit 03 Parity Error (PAR) - Read/Write

This function is not fully emulated. It is set to zero, except when performing a parity test (PAT of RMCS2). Cleared by drive clear, INIT, power-up cycle, or by writing 0's into this register.

Bit 04 Format Error (FER) - Read/Write

FER is a Class A error during a read header and data command and a Class B error during all other commands.

Set when reading a sector header if Bit 10 (HCI) of RMOF register is reset and Bit 12 of the first header word does not match the state of Bit 12 (FMT) of RMOF register. Cleared by drive clear, INIT, power-up cycle, or writing 0's in this register.

Error usually indicates that pack and drive are incompatible in data word length (e.g., drive configured for 16-bit format and an 18-bit format pack installed). The S34/A controller will not accommodate 18 bit operations.

Bit 05 Write Clock Fail (WCF) - Read/Write

Always a zero.

Bit 06 ECC Hard Error (ECH) - Read/Write

ECH is a Class B error set at the conclusion of the error correction procedure (Bit 15 of this register is set), indicating that the error was an uncorrectable error. Cleared by drive clear, INIT, power-up cycle, or writing 0's into this register.

Bit 07 Header Compare Error (HCE) - Read/Write

HCE is a Class A error during a read header and data command and a Class B error during all other commands.

Set if Bit 10 (HCI) of RMOF register is reset and one or more of the following occurs while reading the header.

- o Bits 0-9 of the first header word do not match bits 0-9 of the desired cylinder address register (RMDC).
- o Bit 12 of the first header word does not match Bit 12 (FMT) of the offset register (RMOF).
- o Bits 0-5 of the second header word do not match bits 0-5 of the desired track and sector (RMDA) register.
- o Bits 8-10 of the second header word do not match Bits 8-10 of the desired track and sector (RMDA) register.

- o Bits 14 and 15 must be 1's; otherwise BSE is set.
- o Any bit other than those specified above that is not a zero in either the first or second word of the header.

Cleared by drive clear, INIT, power-up cycle, or by writing 0's into this register.

Bit 08 Header CRC Error (HCRC) - Read/Write

HCRC is a Class A error during a read header and data command and a Class B error during all other commands. Set if Bit 10 (HCI) of RMOF is reset and the CRC register in the controller is not zero after the complete header has been read. Cleared by drive clear, INIT, power-up cycle, or by writing 0's into this register.

Bit 09 Address Overflow Error (AOE) - Read/Write

AOE is a Class B error set when the controller requests a data transfer (read or write) beyond the last sector of the last cylinder of the pack. This results in a cylinder address overflow condition. Cleared by drive clear, INIT, power-up cycle, or by writing 0's into this register.

Bit 10 Invalid Address Error (IAE) - Read/Write

IAE is a Class B error which causes the command to terminate when the GO bit sets. Set if the contents of either desired cylinder register (RMDC) or desired sector/track address register (RMDA) are invalid and at the receipt of one of the following commands.

- o Seek
- o Search
- o Read Header and Data
- o Read Data
- o Write Check Header and Data
- o Write Check Data
- o Write Header and Data
- o Write Data

Invalid addresses are: desired cylinder greater than 822; desired track greater than 4 (18 for RM05); desired sector greater than 31. Cleared by drive clear, INIT, power-up cycle or by writing 0's into this register.

Bit 11 Write Lock Error (WLE) - Read/Write

WLE is a Class B error set if a write command is issued when the drive is in the write lock mode. Cleared by drive clear, INIT, power-up cycle, or by writing 0's into this register.

Bit 12 Drive Timing Error (DTE) - Read/Write

DTE is a Class B error which is not fully emulated. Cleared by drive clear, INIT, power-up cycle, or by writing 0's into this register.

Bit 13 Operation Incomplete (OPI) - Read/Write

OPI is a Class B error set if either of the following occurs:

1. During a Search command, the correct sector is not located within three revolutions of the disk.
2. If MOL is reset and a command is attempted, it will not execute.

Cleared by drive clear, INIT, power-up cycle, or by writing 0's into this register.

Bit 14 Unsafe Drive (UNS) - Read/Write

Set when Bit 07 (DVC) of RMER2 is set. Cleared by drive clear, INIT, power-up cycle, or by writing 0's into this register.

Bit 15 Data Check Error (DCK) - Read/Write

DCK is a Class A error if Bit 11 (ECI) of RMOF is set and a Class B error if ECI is reset. Set after reading the entire data field of the sector if the ECC register bits 11-31 are non-zero. Cleared by drive clear, INIT, power-up cycle, or by writing 0's into this register.

6.2.8 Attention Summary Register (RMAS) (776716)

The Attention Summary Register allows the program to examine the attention status of all the drives with only one register read operation. It also provides the means for resetting the attention status for a selected group of drives. The bit displayed in each of the four low-order positions of this register is identical to the ATA bit displayed in RMDS for the corresponding drive. When

fewer drives are attached to the controller, the bits corresponding to the missing drives are always 0.

The ATA bit can be reset by loading a 1 into the bit position corresponding to the drive's unit number. (Loading a 0 has no effect.) This allows the program to inspect the RMA5 register and later to reset the ATA bits that were set without accidentally resetting other ATA bits that may have become set in the meantime.

This register can be read or written at any time, regardless of whether any particular drive is busy. Note that the controller never asserts ATA during the execution of a command.

bits 00-07 Attention Active (ATA 00-07) - Read/Write

The ATA bit for each drive is displayed in Bit 15 of RMDS for that drive and in the bit position corresponding to the unit number, e.g., the ATA bit for drive 02 corresponds to bit position 02 in RMAS.

Each bit sets when the corresponding ATA in RMDS is asserted. All bits are cleared by INIT or drive clear. Individual bits are cleared by writing function code with the GO bit to the corresponding drive or by writing a 1 in the ATA bit positions of this register. Writing a 0 has no effect.

bits 04-15 Not Used.

6.2.9 Look-Ahead Register (RMLA) (776720)

This Read Only register contains a simulation of the sector number currently positioned under the heads. This value is represented as a binary number in bit locations 6-10, where bit 6 is the LSB. The maximum count is 31.

bits 00-05 Not Used. Always read as 0's.

Always read as 0's.

bits 06-10 Sector Count (SC1,2,4,8,16) - Read Only

Simulates the sector number currently under the heads.

bits 11-15 Not Used.

Always read as zeros.

6.2.10 Data Buffer Register (RMDB) (776722)

This Read/Write register is used to monitor the data buffer in the controller. If the program attempts to write into the data buffer while it is full or read the data buffer when it is empty, a data late (DLT) error occurs (Bit 15 of RMCS2 is set). The RMCS2 register also provides status indicators showing whether the data buffer can be read or written. When RMCS2 Bit 6 (IR) is set, the data buffer can be written. When RMCS2 Bit 7 (OR) is set, the data buffer can be read.

The RMDB register can be read and written only as an entire word. Any attempt to write a byte will cause an entire word to be written. Reading the RMDB register is a "destructive" readout operation: the top data word in the buffer is removed by the action of reading the RMDB and a new data word (if present) replaces it a short time later. The action of writing the RMDB register causes one more data word to be inserted into the buffer (if it was not full).

Bits 00-15 Data Buffer (DB) - Read/Write

Used by the program for diagnostic purposes. When the register is written into, IR is cleared until the data buffer is ready to accept a new word. When the register is read, it will cause OR to be cleared until a new word is ready. During a write-check error condition, the data word read from the disk that did not compare with the corresponding word in memory is frozen in RMDB for examination by the program.

6.2.11 Maintenance Register No. 1 (RMMR1) (776724)

The emulation of the RMMR1 register in the S34/A provides a subset of the maintenance and diagnostic functions of the RM02. The register has two distinct 16-bit sections: a Read Only section and a Write Only section.

The Write Only section can be written only after the controller is set in the maintenance mode of operation (bit 00 set). The Read Only section can be read in both normal and maintenance operational modes.

Bit 00 Diagnostic Mode (DMD) - Read/Write

Set by a diagnostic program to configure the controller in the maintenance mode. Must be set before any other RMMR1 bits can be written. Cleared by Drive Clear, INIT, or power-up cycle. Also, when cleared, resets Bits 01-15 of this register.

Bits 01-15 Not Emulated

6.2.12 Drive Type Register (RMDT) (776726)

This Read Only register allows the program to distinguish between different classes of drives. The value returned by the S34/A is 20025_8 for single port RM02 and 20027_8 for single port RM05. Implementation of the dual port capability is transparent to the software.

Bits 00-08 Drive Type (DT) - Read Only

This 9-bit field contains a unique number assigned to each device type. This field contains 025_8 for RM02 and 027_8 for RM05.

Bits 09,10 Not Used. Always zero.

Bit 11 Drive Request Required (DRQ) - Read Only

The status of this bit indicates the availability of the dual port option. The S34/A returns a zero (single port). Dual port is handled by the Drive. Controller will wait until the Drive is not busy.

Bit 12 Not Used. Always zeros.

Bit 13 Moving Head (MOD) - Read Only

Since the RM02/RM05 is a moving head device, this bit is returned in the 1 state.

Bits 14,15 Not Used. Always zeros.

6.2.13 Serial Number Register (RMSN) (776730)

This Read Only register permits the program to distinguish between drives connected to the same controller. This information is useful during error logging of on-line software diagnostics to allow errors to be associated with a particular drive.

The serial number register in the S34/A is actually the logical unit number selected by software plus 100_8 .

Bits 00-01 Serial Number (SN) - Read Only

These bits reflect the logical unit number of the drive currently selected by software.

Bits 02-15 Not Used.

Always zeros.

6.2.14 Offset Register (RMOF) (776732)

The controller has the ability to offset the drive carriage approximately 200 microinches from the track centerline in either direction.

The positioner offsetting information is supplied to the controller directly from the software operating system prior to the issuance of the offset command.

Bits 00-06 Not Used.

Always zeros.

Bit 07 Offset Direction (OFD) - Read/Write

Set when the offset direction is toward the spindle. When reset, the offset direction is away from the spindle. The offset direction bit is valid if the following three conditions are met:

1. Read command is loaded into control register (RMCS1) (Bits 0-5).
2. RMCS1 GO bit is set.
3. Offset mode bit (RMDS Bit 00) is set.

Cleared by Read-In Preset command or a software write to this register.

Bit 10 Header Compare Inhibit (HCI) - Read/Write

Set by the software program to inhibit the reporting of header compare errors FER, HCE, and HCRC (Bits 4, 7, and 8 respectively of RMER1). Cleared by a Read-In Preset command or by a software write to this register. The meaning of the HCI bit is valid in both the Read and Write commands. It is strongly recommended, however, that the HCI bit be reset during a Write operation.

Bit 11 Error Correction Inhibit (ECI) - Read/Write

Set by the software to prevent the isolation and correction of a data check error. Cleared by a Read-In Preset command or by a software write to this register.

If a data error is detected at the end of the data transmission in the Read mode with the ECI bit reset, the controller goes into the ECC correction process at the end of the sector. Prior to beginning the correction routine, the device will also set the data check (DCK) error bit RMER1 Bit 15, which will remain set until a drive clear command or an INIT pulse is received.

When the results of the error correction process are available, the device will place the error pattern and the location of the error pattern within the data field in the appropriate ECC registers.

If the error was non-ECC-correctable, the drive will also set the ECC hard error (ECH) bit. If the ECI bit is set, the error correction process will be inhibited. The termination procedure will be done normally as if no data error occurred. Only the DCK bit will be set as soon as a data error is detected. This bit will remain set until a Drive Clear or an INIT pulse is received.

Bit 12 Format (FMT) - Read/Write

Set to a 1 when 16-bit/word format is used (16 bits/word x 256 words/sector). Set to a 0 when 18-bit/word format is used (18 bits/word x 256 words/sector). Cleared by read-in preset command or by software write to this register. This bit is used by the S34/A only to achieve compatibility with diagnostic programs. All data operations to the disk are in 16 bit format.

Bits 13-15 Not Used.
Always zeros.

6.2.15 Desired Cylinder Register (RMDC) (776734)

The Read/Write register contains the address of the cylinder to which the drive carriage moves the heads for a Seek, Search or Data Handling command. Since the maximum number of cylinders in the RMO5/2 is 823, only 10 bits are necessary to specify the desired cylinder address.

Bits 00-09 Desired Cylinder (DC) - Read/Write

Set by the program, the cylinder number to which the head will move. Bit DC1 is the least significant bit and bit DC512 is the most significant bit. Cleared by read-in preset. The invalid address error bit (RMER1 Bit 10) sets when, upon asserting the GO bit, the contents of the desired cylinder contain an address larger than 822.

Bits 10-15 Not Used.
Always zero.

6.2.16 Holding Register (RMHR) (776736)

This is an addressable register with no drive function. It is used only by diagnostic software. When writing into this register, all bits remain unchanged and new information is lost. When reading this register (or any illegal register), the complement of the register contents is read. Whenever writing any legal register, this holding register is concurrently written.

6.2.17 Maintenance Register No. 2 (RMMR2) (776740)

The RMMR2 register operates in conjunction with the Maintenance Register No. 1. No bits of RMMR2 are emulated in the S34/A controller.

Bits 00-15 Not Used.
Always zeros.

6.2.18 Error Register No. 2 (RMER2) (776742)

This Read/Write register contains detailed error status information and is primarily used for monitoring the electromechanical performance of the drive. Whenever any of the bits in this register are set, the ERR bit (Bit 14) in the status register (RMDS) is set and the ATA bit in the RMAS register is set. All Error Register No. 2 errors are considered "catastrophic" errors.

All error bits reset when a drive clear command or an INIT pulse is received. If the heads are retracted from the disk pack upon receiving a drive clear or an initialize pulse, the drive attempts to reload the heads unless the error persists. Errors are classified into two categories: Class A and Class B.

- o A Class A error is handled at the completion of a non-data transfer command, or in the case of a data transfer command, at a sector boundary provided the Run line is inactive.
- o A Class B error is handled immediately and causes the immediate termination of a command or a termination as soon as possible.

Bits 00-02 Not Used.

Bit 03 Data Parity Error (DPE) - Read/Write

This bit is not emulated and will always be set to zero.

Bits 04-06 Not Used.

Always zeros.

Bit 07 Device Check (DVC) - Read/Write

Set to indicate either or both of the following drive errors occurred: DC power fault or head select fault. Cleared by drive clear, INIT, power-up cycle, or by writing 0's into this register. DVC is a Class B error.

Bits 08,11 Not Used.
Always zeros.

Bit 12 Invalid Command (IVC) - Read/Write

Set when the volume valid (RMDS Bit 6) is reset or unit ready is not active and any command other than read-in preset or pack acknowledge is received. Also set if Drive Clear or NO-OP is received. Cleared by INIT, power-up cycle, or by writing 0's into this register. IVC is a Class B error.

Bit 13 Not Used
Always zeros.

Bit 14 Seek Incomplete (SKI) - Read/Write

Set by the controller upon a drive fault or a seek incomplete status from the drive. Cleared by either a drive clear or INIT, then a recalibrate command.

Due to a positioner malfunction, it is possible for the Seek not to complete. The controller will do the following:

- o Set the SKI bit (RMER2, Bit 14)
- o Set the ATA bit (RMDS, Bit 15)
- o Reset the PIP bit (RMDS, Bit 13)
- o Set the RDY bit (RMCS1, Bit 7)
- o Set the UNS bit (RMER1, Bit 14)

This indicates to the software that the Seek operation did not complete and the exact positioner location is unknown.

Bit 15 Bad Sector Error (BSE) - Read Only

Set whenever the controller detects a 0 in Bit 14 or 15 of the first header word. A bad sector is indicated when these bits are cleared. This is a Class B error which causes termination of a read command after checking the CRC word. In the case of a read header and data command, this is a Class A error. Cleared by a Drive Clear or INIT.

6.2.19 ECC Position Register (RMEC1) (776744)

The controller has Error Correction Code (ECC) capabilities that detect and correct errors by reconstructing a portion of the data. In the specified code word length, the ECC code corrects an error that falls within an 11-bit burst. Any errors outside the specified burst length are detected but not corrected. The ECC hardware, in this case, yields an ECC uncorrectable error (Bit 6 of RMER1 sets). The controller contains the hardware to find the burst in which the read error is included and to determine the exact location of the burst within the data field.

The ECC pattern register (RMEC2) contains the actual error burst and the ECC position register (RMEC1) contains the address that determines the actual location of the error burst within the data field.

NOTE: The actual correction of the data field is done by the software with the help of the ECC position and ECC pattern registers.

Bits 00-12 ECC Position (POS) - Read Only

Set by the ECC logic if a data check error occurred (Bit 15 of RMER1 is set) during a data transfer command and the error detected is determined to be correctable (Bit 6 of RMER1 is reset).

The 13 position bits establish the binary address of the first bit of the error burst within the data field. The maximum valid address is 4128. If the ECC logic determines that the error is a non-correctable hard error (Bit 6 of RMER1 is set) or if the ECI bit (RMOF Bit 11) is set, the contents of this register are irrelevant.

Bits 13-15 Spare

6.2.20 ECC Pattern Register (RMEC2) (776746)

This Read Only register is used in conjunction with the ECC position register (RMEC1) and contains the actual error burst available at the completion of the ECC process. The software

uses the contents of the ECC position register to find the actual location of the error burst in the data field. Then the error burst itself determines the bits in error within the 11-bit field.

Bits 00-10 ECC Pattern (PAT) - Read Only

Set by the ECC logic if the detected error is correctable. The 11 pattern bits establish the error burst. Cleared by drive clear or INIT. If the ECC logic determines that the error is a non-correctable hard error (Bit 6 of RMER1 is set) or the error correction inhibit bit (RMOF Bit 11) is set, the contents of this register are irrelevant.

7.0 THEORY OF OPERATION

The theory of operation of the S34A and its interface to the disk drive is explained in detail in the following paragraphs.

7.1 Disk Interface

The controller has a industry standard SMD interface utilizing Motorola 3450 and 3453 differential transmitters and receivers. These circuits provide a terminated, balanced transmission system and allow disk operation at radial distances up to 50 feet and daisychain distances up to 100 feet from the controller.

The "A" cable is twisted pair, flat ribbon cable which allows mass termination to the "A" cable connector without stripping. The "B" cable is a flat ribbon cable with a ground plane and drain wire which allows mass termination without stripping.

7.1.1 "A" Cable

1) Characteristics

Type: 30 twisted pair, flat cable
Impedance: 100 ±10 ohms
Wire Size: 28 AWG, 7 strands
Propagation Time: 1.6 to 1.8 ns/ft.
Maximum Cable Length: 100-ft. cumulative
Voltage Rating: 300V rms

2) Components

<u>Item</u>	<u>CDC P/N</u>	<u>AMP P/N</u>	<u>3M P/N</u>
Connector (60 Position)	94384514	88012-2	3334-6060
Flat Cable (Twisted Pair) 30 pair 28 AWG	95047400	---	SS-455-248-60

3) Mating Receptacle on Controller

<u>Item</u>	<u>3M P/N</u>
60 Pin, Right Angle Header	3372-1002

4) Termination

Termination of the differential signals is provided by the terminator assembly installed on the last disk in the daisy-chain.

7.1.2 "8" Cable

1) Characteristics (with ground plane)

Type: 26 conductor flat cable with ground plane drain wire
Impedance: 130 ±15 ohms (3M P/N 3476/26)
Wire Size: 28 AWG - 7 strand
Propagation Time: 1.65 ns/ft. (nominal)
Maximum Cable Length: 50 ft.
Voltage Rating: 300V rms

2) Components

<u>Item</u>	<u>CDC P/N</u>	<u>AMP P/N</u>	<u>3M P/N</u>
Connector (26 position)	9438-507	86905-2	3399-3000
Flat Cable (26 position) w/ground plane & drain wire	95028509	---	3476/26

3) Mating Receptacle on Controller

<u>Item</u>	<u>3M P/N</u>
26 Pin, Right Angle Header	3493-1002

4) Termination

Termination of the differential signals is provided at the receiving end of the signal on either the controller or the SMD's logic receiver end as appropriate.

7.1.3 Signal Descriptions "A Cable"

7.1.3.1 Address and Control Bus

Address and Control functions are transferred on a 10-line bus labeled Bit 0 - Bit 9. See Figures 2.1 and 7.1.

7.1.3.2 Cylinder Address

The controller places the cylinder address on the bus lines and strobes the lines with Tag 1. The unit must be On Cylinder before Tag 1 is sent.

7.1.3.3 Head Select

The controller places head address on the bus lines and strobes the lines with Tag 2.

	TAG 1	TAG 2	TAG 3
BUS	CYLINDER ADDRESS	HEAD SELECT	CONTROL SELECT
Bit 0	2^0	2^0	Write Gate
1	2^1	2^1	Read Gate
2	2^2	2^2	Servo Offset Plus
3	2^3	2^4	Servo Offset Minus
4	2^4		Fault Clear
5	2^5		AM Enable 1
6	2^6		RTZ
7	2^7		Data Strobe Early 1
8	2^8		Data Strobe Late 1
9	2^9		

1 Not used by the S34/A Controller

TAG BUS DECODE
FIGURE 7.1

7.1.3.4 Control Select

Tag 3 is used as an enable for the bus lines and must be true for the entire control operation. The functions of Bus Bits 0 - 9 are as follows:

- Bit 0 Write Gate - The Write Gate line enables the write driver.
- Bit 1 Read Gate - Setting the Read Gate enables read data from the disk to the transmission line. The leading edge of Read Gate triggers the disk's phase-lock oscillator to synchronize on an all zeros pattern.
- Bit 2 Servo Offset Plus - Offsets the carriage from the nominal On Cylinder position towards the spindle.
- Bit 3 Servo Offset Minus - Offsets the carriage from the nominal On Cylinder position away from the spindle.
- Bit 4 Fault Clear - Clears the fault flip-flop in the disk if the fault condition no longer exists.
- Bit 5 AM Enable - Not Used. Always a zero.
- Bit 6 RTZ - Causes the actuator to seek Track 0; resets the Head Register; clears the Seek Error flip-flop in the disk.
- Bit 7 Data Strobe Early - Not Used. Always a zero.
- Bit 8 Data Strobe Late - Not Used. Always a zero.

7.1.4 Individual Lines "A" Cable

1. Sector Mark

Derived from the servo track and occurs at the beginning of each sector.

2. Index Mark

Occurs once per revolution and its leading edge is considered the leading edge of Sector Zero.

3. Fault

Indicates one or more of the following fault conditions exist in the SMD. DC Power Fault, Head Select Fault, Write Fault, Write or Read while Off Cylinder, and Write Gate during a Read operation. A fault condition inhibits the writer to prevent

data destruction. The DC power fault indicates a below normal voltage from the positive or negative power supplies. The Head Select fault indicates that more than one head is selected. The Write Fault indicates low (or absence of) write current as well as the absence of write data.

4. Seek Error

Indicates a Seek Error has occurred (e.g., the disk was unable to complete a move within 500ms, the carriage has moved to a position outside the recording field or that a cylinder address greater than 822 has been selected).

5. On Cylinder

This status indicates the servo has positioned the heads over a cylinder. The status is cleared with any Seek instruction causing carriage movement or a zero-track Seek.

6. Unit Ready

This line indicates that the unit is selected; is up to speed; the heads are loaded; and no fault condition exists within the drive. If, after a load sequence, dibits are not sensed within 350ms, the heads will unload; the fault light will be illuminated; and Unit Ready will be dropped.

7. Open Cable Detector

The open cable detect circuit disables the interface in the event that the "A" interface cable is disconnected or controller power is lost.

8. Unit Select Tag

This signal gates the desired unit number into the disk's unit number compare circuit.

9. Unit Select (2⁰-2¹)

These two lines are binary coded to select one of four SMD physical units. A unit number (0 thru 3) is selectable by means of a logic plug on the operator panel in each individual disk or by switches on the Fujitsu M2312.

10. Unit Select (2² - 2³)

Always zero.

11. Address Mark Found

Not Used.

12. Write Protected

Enabling the Write Protect function inhibits the writer under all conditions, illuminates a front panel LED and sends a write protected signal to the controller. Attempting to write while protected will cause a fault to be issued.

13. Power Sequencing

Power Sequencing requires AC and DC Power On, START indicator on, and the REMOTE/START switch in the SMD in the REMOTE position. Applying ground to the Pick and Hold lines will cause the first SMD in sequence to power up. Once this SMD is up to speed, the Pick signal is transferred to the next active SMD and is repeated until all active SMD's are powered up.

Individual SMD's may be started and stopped once the power sequencing is complete.

7.1.5 Signal Descriptions, "8" Cable

7.1.5.1 Individual Lines ("8" Cable)

The following signals are provided between the controller and each disk. See Figure 2.2.

1. Write Data

This line carries data which is to be recorded on the disk pack from the controller to the disk.

2. Servo Clock

The servo clock is a phase-locked 9.677 MHz clock generated from the servo track dibits. Servo clock is available at all times (not gated with Unit Select).

3. Read Data

This line transmits the recovered data as NRZ form data from disk to the controller.

4. Read Clock

The Read Clock defines the beginning of a data cell and is synchronous with the detected data.

5. Write Clock

This line is synchronized to the NRZ data and is the Servo Clock retransmitted to the SMD by the controller.

6. Seek End

Seek End is the combination of On Cylinder or Seek Error indicating that a Seek operation has terminated.

7. Unit Selected

If the Unit Select bit lines match the logic plug in the disk when the leading edge of Unit Select tag is received, the Unit Selected signal is transmitted to the controller.

7.2 Format

7.2.1 Pack Format

Each disk pack is divided into 5 individually addressable data surfaces for RM02 (19 for RM05) as shown in Figure 7.2. Each Read/Write surface (designated 0 through 4 or 18) is sectioned into 823 (0 through 822) concentric cylinders. These cylinders consist of fixed length sectors consecutively numbered 0 to 31 on each surface. Each sector is divided into 2 information fields separated by gaps or spaces. The header field contains 2 words of address information and 2 words of Header CRC. The data field contains 256 data words and 2 words of Data ECC. The controller generates the sector gaps and the computer supplies the header and data information during a pack formatting operation. (Except when on board format is used all sectors will contain the pack S/N and -1 data).

The Read Only servo surface is pre-recorded by the manufacturer with positioning signals used by the servo tracking circuits. Each RM02 disk pack has a maximum formatted capacity of 663,667,200 bits. Each RM05 pack has a maximum formatted capacity of 2,521,935,360 bits. Table 7.1 shows how these bits are utilized.


The Fujitsu M2312 contains 7 tracks and 589 cylinders. These are mapped in sequential order to look to software like 5 tracks and 823 cylinders. Logical Block No. = $(5 \times \text{CYLSMD}) + (\text{TRKSMD}) = (7 \times \text{CYLFUJ}) + (\text{TRKFUJ})$. Interleave sector format may be selected for any physical unit no. by setting the appropriate configuration switch (SEC 5.6.1).

7.2.2 Sector Format

The 5 major divisions of a sector are shown in Figure 7.3. Table 7.2 contains the overall bit/byte assignments for each sector.

1. Sector Gap - Contains 28 bytes of 0's and 1 sync byte. The sync byte, which marks the beginning of valid information, is shown in Figure 7.4.
2. Header Field - The header field is divided into 3 words as follows:
 - a. Cylinder Address Word - Contains the address of the respective cylinder. The 16-bit format is shown in Figure 7.4 and described in Table 7.3.

- b. Sector/Track Address Word - Contains the address of the respective track and sector. The 16-bit format is shown in Figure 7.4 and described in Table 7.4.
 - c. CRC Word - This 16-bit word is generated by the cycle redundancy check (CRC) circuits using the data in the first two header words. This CRC provides a method for error detection in reading the Header data.
3. Header Gap - Contains 17 bytes of 0's and one sync byte. The sync byte, which marks the beginning of valid information is shown in Figure 7.4.
 4. Data Field - The data field is composed of 512 data bytes provided by software and 4 error correction code bytes generated by the ECC circuits of the controller. The 32-bit ECC word is considered part of the data field and used to detect errors in reading the data.
 5. Data Gap - This gap consists of two 0 bytes which are generated by the drive followed by an undefined gap area which fills the remaining sector space.



80 mBYTE DISK PACK WITH HEAD LOCATION

FIGURE 7.2

TABLE 7.1 Pack Capacity Allocation

ITEM	FORMAT (RM02/RM05)
No. of Sectors/Track	32
Bits/Sector	4,864
Total Formatted Capacity	663,667,200/2,521,935,360 bits
Formatted Data	539,361,280/2,049,572,864 bits
Total Number of Words	33,710,080/128,098,304

Table 7.2 Assignment of Bits/Bytes in Sectors

SECTOR LOCATION	BYTES	BITS
Sector Gap	29	232
Header Field	6	48
Header Gap	18	144
Data field	516	4128
Data Gap (fixed)	2	16
Undefined	59	472
Total per Sector	630	5040

NOTE: All byte descriptions in Table 7.2 are in terms of 8-bit bytes.




FIGURE 7.3

SECTOR FORMAT RM02/RM05

SYNC BYTE FORMAT

7	6	5	4	3	2	1	0
0	0	0	1	1	0	0	1

CYLINDER ADDRESS FORMAT (First Header Word)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MF	UF	0	FMT 1	0	0	CYL 512	CYL 256	CYL 128	CYL 64	CYL 32	CYL 16	CYL 8	CYL 4	CYL 2	CYL 1

SECTOR/TRACK ADDRESS FORMAT (Second Header Word)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	TA 16	TA 8	TA 4	TA 2	TA 1	0	0	0	SA 16	SA 8	SA 4	SA 2	SA 1

FIGURE 7.4

HEADER BITS AND SYNC BYTE FORMAT

TABLE 7.3 Cylinder Address Word-Bit Assignments

BIT	NAME	DESCRIPTION
0-9	CYL	Ten bit locations for the address of the cylinder. Any decimal number from 0 to 822 is valid. Bit 0 is least-significant bit.
10,11	Unused	Always 0s
12	FMT	The format bit is set to a 1 which establishes the sector is formatted using 16-bit words.
13	Unused	Always 0s
14	UF	The location where the user can identify this sector as being bad so that data is not recorded here. A 0 indicates a bad sector; 1 a good sector.
15	MF	The location used by the disk pack manufacturer to indicate a bad sector. A 0 indicates a bad sector; 1 a good sector.

TABLE 7.4 Sector/Track Address Word-Bit Assignments

BIT	NAME	DESCRIPTION
0-4	SA	These five bits contain the address of the sector. Valid decimal numbers are 0-31
5-7	Unused	Always 0s
8-10	TA	These five bits contain the track address. Valid numbers are 0-4 for RM02; 0-18 for RM05.
13-15	Unused	Always 0s

7.3 HARDWARE DESCRIPTION

The S34/A controller is implemented using an advanced architecture whose unique structure and resulting capability provides exceptional features and performance. The heart of the system is a fast bipolar microprocessor based on the 2901 family of components. An additional independent microprogrammed sequencer performs detail decision making control for UNIBUS Disk Data movement operations. See sheet 1 of schematic 03351, Section 8 for block diagram.

7.3.1 Microprocessor

Internal data path communication is via a tri-state, 16-bit bus (D Bus). Major elements in the data path include: (Block Diagram, Figure 7.5)

1. Disk Command Register

This register is loaded by firmware with Bits 01, 03, 05 of the command word and directs the Disk Data Sequencer to execute one of the six following operations:


- o Self-Test
- o Read Header and Data
- o Read Data
- o Write Header and Data
- o Write Data
- o Idle

2. A Register

Contains the Disk Address and Control Bus bits to direct disk operations. The data loaded into this register corresponds to the disk address and control bus defined in Section 7.1.3.

3. FIFO

Performs serial-to-parallel and parallel-to serial data operations. Acts as the synchronization element between the disk and the controller for all data movements by buffering up to 16 words of data.



S34/A MICRO PROCESSOR BLOCK DIAG

FIGURE 7.5

4. Pattern Register
Contains the actual data error correction mask after a successful data error correction operation.
5. Position Register
Contains the location of the first bit of the error burst after a successful data error correction operation.
6. Sector Counter
Provides rotational position (sector number) for the selected disk drive.
7. Buffer Address Register (BAR)
Contains the address currently being used to read (Buffer Read Pointer) or Write (Buffer Write Pointer) data in the buffer.
8. Buffer (2K x 16)
Provides storage of up to 7 sectors of data being transferred to or from the UNIBUS to eliminate data late errors and allow cross-track (spiral) read or write operation. The remaining 256 words are used for temporary and register storage.
9. Microprocessor (2901)
Provides the arithmetic/logical manipulation capability of the controller under firmware control. It also provides 16 words of storage for various pointers and temporary working registers. All standard 2901 functions are implemented including a shift instructions.
10. Address/Data Registers
Provides temporary storage for address or data movements between the controller and the UNIBUS.

Major elements in the control structure include:

1. Vector Address Register and Interrupt Logic

Provides the primary task scheduling mechanism for the firmware by prioritizing the five interrupt events demanding attention by the controller. Provides the firmware address for interrupt sequencing of a task and the orderly return from interrupt.

2. Micro Interrupt Logic

Provides a unique vector address for the firmware as a function of the PIO register addressed by software and the operations required for handling, DMA events, fault conditions, FIFO register In & Out service.

3. 2910 Sequencer

Provides the next micro-program address to be executed and resolves all conditional executions.

4. Test Logic

Selects 1 of 16 firmware testable status flags or testable bits used to direct firmware execution, and the ability to test any one of the 16 internal BUS bits.

5. Control ROM

1024 words of 48 bit micro-program memory.

7.3.2 Disk Data Sequencer

A block diagram of the disk data sequencer and serial data path is shown in Figure 7.7. Data written to and read from the disk and the verification of data integrity is controlled by this logic. Major elements include:

1. Data Input Shift Register

Synchronizes disk data with Read Clock and provides 8 bits of storage for Sync Byte comparison.

2. FIFO

See Section 7.3.1.

3. Position Register/Pattern Register

See Section 7.3.1.

4. ECC Logic
Generates and checks ECC over the 512 data bytes and provides the proper values for the POS and PAT registers on an error.
5. CRC
Generates and checks 16-bit CRC over the sector header.
6. Comparator
Performs bit by bit comparison of the header read from disk with expected value read from the FIFO.
7. Error Flags
Consists of the error flags associated with header and data.
 - o DCK - Disk Data Error
 - o ECH - Hard Data Error
 - o FMT - Improper Format
 - o CRC - Header CRC Error
 - o HCE - Header Compare Error
 - o BSE - Bad Sector Error
8. Disk Command Register
See Section 7.3.1.
9. Sequencer
Micro-program storage which provides decision making and direct control for disk data movements.
10. Test Mux
Selects 1 of 16 testable status flags to direct sequencer execution.
11. State Counter
A 16 bit counter, testable by the sequencer, used to count the data bits read from or written to disk.

7.3.3 UNIBUS Control Sequencer

In addition to the normally used transceivers and registers, there is an FPLA sequencer, which handles the required control of DMA, Interrupt, and PIO service.

Control of DMA, Interrupt, and PIO operations are handled by an FPLA Sequencer, with associated hardware counters for setting BUS address, burst sizes and selectable DMA delay time. The FPLA takes care of the UNIBUS timing and protocol when requested to do so by the microprocessor, then interrupts the microprocessor to take data or supply data when required. When jumper enabled, this BUS control circuitry monitors the UNIBUS to determine that another device is waiting to become BUS master, for an interrupt or DMA sequence. When detected, the DMA burst is throttled down to allow other devices access to the UNIBUS.

7.3.4 Configuration PROM

A 512 x 8 PROM contains necessary mapping constants to allow any combination of compatible drive types to be connected to the four ports of the controller. This PROM is used in conjunction with 16 switches (4 for each port) to describe the type of drive and emulation associated with each physical unit number.

7.4 Firmware Description

The firmware in the controller is contained in two independent micro-programmed sequencers to perform the required decision making and control functions. Each sequencer contains its own firmware set implemented in a language appropriate to the task.

7.4.1 Microprocessor

Primary control of the operations of the controller is provided by the firmware for the 2901/2910 microprocessor. This structure also provides supervisory control of the other sequencer,

7-21

PROM 5 266							PROM 4 265					PROM 3 264					PROM 2 262					PROM 1 263					PROM 0 261					ASSEMBLER BIT NO. HARDWARE MIR NO.																																							
47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																							
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47																								
LIT							DI					EDE					EXT SRC					EXT DEST					IN					RTRN					PULSE					BIT TST					T/F					CCEN					COND CODE SEL					LITERAL									
MIR 32-47							INT					EXT DEST					EXT SRC					EXT DEST					CARRY					IN					RTRN					PULSE					BIT TST					T/F					CCEN					COND CODE SEL					LITERAL				
16 BIT LIT							NO INT					ENA					1/9 RAMO					1/9 RAMI					0					0					1					0					1					0					1					0									
NO LIT							0					NO EXT DEST					2/A ECCPAT					2 ODAL					1					0					1					0					1					0																			
2901 SRC							2901 FUNC					2901 DEST					3/B ECCPOS					3/B MARX					2					3					1					0					1					0																			
R	S	0	R+S	RAM	Q	F	Q	F	5/D DSTAT	5/D AREG	(LIT=1)	OE	6/E RFIFO	6/E DCMD	(3)	OE	7/F TST WORD	7/F LEDS/UNIT	(3)	OE	0	2901	DBUS	DBUS	0	2910	COND	COND	1	2910	TST ENA	TST ENA	1	2910	UNCOND	UNCOND	A	UPE	B	TESTA	C	TESTB	D	TESTC	E	TESTD	E	CONTE	F	TESTE	F	TWB																			
D							A					5					6					7					8					9					A					B					C					D					E					F									
D							A					5					6					7					8					9					A					B					C					D					E					F									
D							A					5					6					7					8					9					A					B					C					D					E					F									

- ① EXT SRC
4/C 0-7 CONFIG PROM
815 SECTOR COUNT
- ② EXT DST
3/B 8,9 EXTRA IL F17
0 BAIN
- ③ EXT DST
1/F 0-1 DRIVE UNIT#
815 LED DISPLAY

BRANCH DISABLE
BD 1 = V/L FUNC
0 = BRANCH ADDR

V/L FUNCTION (LIT=1)
1 = LD VECT ADR
0 = LATCH ENAB

V ADR
FAULT-VECT 0
IR-VECT 1
OR-VECT 2
UMA-VECT 3

534 MICRO INSTRUCTION FORMAT

FIGURE 7.6

defining and initiating its functions and utilizing the results to complete its own activities.


The firmware is contained in a set of ROM's organized as 1K words by 48 bits which is addressed by the 2910 sequencer chip.

Figure 7.6 defines the micro-instruction format, the usage of the different fields, their respective bit assignments, field values, and labels used by the language translator.

7.4.2 Disk Data Sequencer

The disk data sequencer is a set of ROM's organized as a "ROM-Register Sequencer", consisting of 512 words by 24 bits. Primary control of the sequencer's operation is provided by the Disk Command Register which is loaded from the micro-processor "D BUS". This register provides three bits of address for the ROM which may be viewed as defining a "page" of locations or an "OP-Code". Execution is by means of conditional two-way jumps or branches to adjacent location (address) "pairs". The address of the "pairs" is provided from the ROM's output with the decision between the two addresses made based on the test result.

Figures 7.8 and 7.9 define the instruction format, the usage of the different fields, their respective bit assignments, addresses, field values, and labels used by the language translator.



DISK DATA SEQUENCER BLOCK DIAGRAM
FIGURE 7.7

DISK SEQUENCER - MICRO INSTRUCTION FORMAT

ROM Address: 8 7 6 5 4 3 2 1 0

CMD :	STATE	T
-------	-------	---

Micro Instruction Format:

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

STATE		TEST	MUX	ORDER	BIT ORDERS						
ST	T	M	O	Z	#	ECC	G	H	OFI	W	R

Field Definitions:

Command Field (CMD):

<u>CMD</u>	<u>Name</u>	<u>Field Value</u>	<u>Origin HEX</u>
Disk Idle	DI	0	000
Spare	-	1	040
Disk Test	DT	2	080
Spare	-	3	0C0
Write Data	WD	4	100
Write Header and Data	WH	5	140
Read Data	RD	6	180
Read Header and Data	RH	7	1C0

State Field (State):

<u>Address Label</u>	<u>Field Value</u>	<u>Absolute Address</u>
DIXX	00-IF	000-03F
-	00-IF	040-07F
DTXX	00-IF	080-0BF
-	00-IF	0C0-0FF
WDXX	00-IF	100-13F
WHXX	00-IF	140-17F
RDXX	00-IF	180-1BF
RHXX	00-IF	1C0-1FF

Test Results (T):

<u>Condition</u>	<u>Field Value</u>
Selected test state low	0
Selected test state high	1

FIGURE 7.8

TEST FIELD (Test):

<u>Function</u>	<u>Name</u>	<u>Field Value</u>
Unconditional Jump	True	0
Header Error Summary	Error	1
Index or Sector Mark	10SMK	2
Sync Byte (Neg True)	-Sync	3
Data Check (ECC Error)	DCK	4
Error Check Inhibit	ECI	5
End of ECC Correction Cycle	END	6
State Counter = 4	C4	7
State Counter = 8	C8	8
State Counter = 16	C16	9
State Counter = 32	C32	A
State Counter = 64	C64	B
State Counter = 128	C128	C
State Counter = 256	C256	D
State Counter = 4096	C4096	E
State Counter = 65536	Carry	F

DATA SELECT FIELD (MUX):

<u>Read Select Function</u>	<u>RMUX Name</u>	<u>Field Value</u>	<u>WMUX Name</u>	<u>Write Select Function</u>
Zeros Fill	Zero	0	Zero	Zeros Fill
Data Input	DIN	1	CRCOUT	CRC Gen Output
ECC CKTS - Bit 0	ECCO	2	ECCO	ECC CKTS Bit 0
FIFO Output	FIFO	3	FIFO	FIFO Output

ORDER FIELD (Order):

<u>Function</u>	<u>Name</u>	<u>Field Value</u>
No Operation	NOP	000
Data Check Error Enable	DCKEN	001
CRC Error Enable	CRCEN	010
Bad Sector Error Enable	BSEN	011
Format Error Enable	FMTEN	100
Set Done Flag	DONE	101
Spare	--	110
Spare	--	111

BIT ORDER FIELD (Bit Order):

<u>Function</u>	<u>Signal Name</u>	<u>Bit Position</u>	<u>Comments</u>
Clear Cmd Register	CLR CMD	14	Default = 1
State Counter Enable	CNTEN	15	
ECC Correction Cycle Enable	ECCTN	16	
Clear ECC - CRC Circuits	ECC-CRC	17	Default = 1
Enable ECR	GENCRC	18	
Header Compare Enable	HCEN	19	
FIFO Output Enable	FIFOOUT	20	
FIFO Input Enable	FIFOIN	21	
Disk Write Gate	WRT - Gate	22	
Disk Read Gate	RD - Gate	23	

FIGURE 7.9

7.5 DMA Throttle and Performance Optimization

The S34/A has the ability to transfer complete tracks or even complete cylinders without burning any extra disk revolutions. The S34/A achieves this by using a new DMA hardware design which allows switch selectable DMA burst sizes of 1 word to 128 words, adaptive NPR (or throttle), and switch selectable NPR off times of 0 to 384 usec. Also the S34/A has a seven sector RAM buffer which helps when there is heavy BUS activity by other devices.

Throttle control on the S34/A gives it the ability to modify its burst size when other DMA or PIO devices request the use of the bus by an 'NPR' or 'BR', even if the requesting device is further from the processor, or lower priority than the S34/A.

If throttle is enabled, the controller will attempt to do DMA transfers of the maximum size as determined by the burst size switches. If, however, any other device requests use of the BUS during the time that the S34/A is transferring data, the burst will stop after completion of one more word, and BUS mastership is relinquished. A new non-processor request (NPR) will be started after a delay of 0 to 384 usec as determined by the NPR off time switches.

The NPR off time gives the user the ability to restrict the time the S34/A can control the BUS, and thereby restrict processor cycles. The need to increase this delay time would be for specific applications. Usually 0 or 3 usec is sufficient for most applications.

For fixed burst sizes (no throttle), the S34/A will transfer the full number of words as determined by the burst size switches.

Larger burst sizes make the most efficient use of the BUS by reducing arbitration delays and time used in taking and relinquishing the BUS. By use of the throttle mechanism, the controller will transfer data at maximum data rates when the BUS is idle and still allow other devices almost immediate use of the BUS when required.

Multiple DMA devices, such as two disk controllers, would tend to see a degrading of performance if they were both throttle controlled and were both doing very large transfers simultaneously. In that case it would probably be advisable to set the one with the highest use to large bursts and throttle enabled; and then the other to fixed four word burst with throttle disabled.

As a guide to setting burst sizes and off time, the performance charts (Figure 7.10) show the effects of different combinations of the two variables. This data was taken on a PDP-11/34A processor with semiconductor memory and the S34/A controller connected to a CDC 9766 300 MByte disk emulating an RM05. A maximum data transfer of 64K words was read from or written to the disk. This is the maximum word count that may be set in an RH11/RM02/5 subsystem. On an RM02, a seek would be required after 5 tracks (one complete cylinder) and therefore require an extra revolution to SYNC up with sector zero of the next cylinder. That would be after 160 sectors. The maximum number of contiguous sectors on an RM05 is 256 sectors or 8 tracks, due to the limit of 64K word count. Then a new command must be specified. The processor was performing a continuous branch instruction and no other devices were active.

Recommended settings would be 16 word burst size with 3 usec off time and throttle enabled. This should be changed for special customer applications using the chart as a guide. See Section 5.6 for specific settings of switches and jumpers.

S34/A RH11/RM05 Emulation

Performance Data
Contiguous Sectors Transferred

PDP-11/34A 9766 300 MByte - Emulation = RM05
Read or Write 64K words (max word cnt)
No other devices active on bus





FIGURE 7.10

8.0 PART NUMBERS/DOCUMENTATION

8.1 Ordering Information

The following part numbers have been assigned to the Model S34/A and accessories:

<u>Part Number</u>	<u>Description</u>
65097	Model S34/A SMD Controller
65013	SMD "A" Cable, 10 ft. (Control Cable)
65015	SMD "A" Cable, 25 ft. (Control Cable)
65014	SMD "B" Cable, 10 ft. (Data Cable)
65016	SMD "B" Cable, 25 ft. (Data Cable)
65028	SMD "A" Round Cable, 10 ft.
65029	SMD "B" Round Cable, 10 ft.
65030	SMD "A" Round Cable, 25 ft.
65031	SMD "B" Round Cable, 25 ft.
65032	SMD Ground Cable, 10 ft.
65033	SMD Ground Cable, 25 ft.

8.2 Documentation

<u>Part Number</u>	<u>Description</u>
03351	Schematic Diagram, S34 CMD/SMD Controller
65087	Assembly Drawing S34 CMD/SMD Controller
65087	Bill of Materials, S34 CMD /SMD Controller
65097	Bill of Materials, S34/A SMD Controller

		REVISIONS				
		SYM.	SHEET	DESCRIPTION	APPROV.	DATE
65087	SHEET 1 OF 6	X0		Pre-Production Release	C.H. JCP	8/26/82
		A		RELEASE TO PRODUCTION UN + ECN 3060	JCP	1/3/83
		B		ECN # 3071	C.H. JCP	2/2/83
		C		ECN 3137	BL JCP	4/12/83
		D		ECN 3169	BL JCP	4/12/83
		E		ECN 3172	BL JCP	4/12/83
		F		ECN 3182	BL JCP	4/12/83
		G		ECN 3187	JCP	4/12/83
		H		ECN 3240	JEJ	2.5.83
		J		ECN 3256	JEJ	2.5.83
		K		ECN 3339	JEJ	2.5.83
		L		ECN W3506	JEJ	2.5.84

DRAWN DLL	DATE 8/17/82	TITLE S34 MASTER SMD DISC CONTROLLER		DWG. NO.	65087	REV.	L
CHECKED LEEDS	DATE 8/19/82			SHEET	1	OF	6
ENGR. JCP	DATE 9/10/82			 DATARAM CORPORATION CRANBURY NEW JERSEY			
APPROVED JEW	DATE 1/04/83						

TITLE: S34 SMD CONTROLLER, MASTER ASSEMBLY

ITEM NO	QTY	PART NUMBER	DESCRIPTION	REFERENCE NOTES
1	8	18401	LED RED PCMT W/INTL RES	LED00-07
2	1	18101	DIODE SILICON HIGH COND. 1N914	CR1
3	3	10105	RES CC 1/4W 100Ω 5%	R16, 49, 2
4	8	10155	RES CC 1/4W 180Ω 5%	R3, 4, 5, 7, 1, 11, 17, 18
5	4	10164	RES CC 1/4W 330Ω 5%	R12, 13, 14, 9
6	2	10110	RES CC 1/4W 390Ω 5%	R6, 8
7	12	10177	RES CC 1/4W 680Ω 5%	R10, 19, 21, 23, 24, 28, 36, 38, 42-45
8	8	10113	REW CC 1/4W 1K Ω 5%	R15, 25, 26, 27, 35, 37, 40, 46
9	1	10121	RES CC 1/4W 4.7KΩ 5%	R20
10	8	10145	RES CC 1/4W 22KΩ 5%	R29-34, 39, 41
11	1	10616	RES CC 1/4W 150KΩ 5%	R22
12	2	10356	RES WW NI 5W 7.5Ω ±1%	R47, 48
13	6	11986	RES MDL 56Ω 2%	RM7-9, 12-14
14	5	11987	RES MDL 82Ω 2%	RM6, 15-18
15	5	11988	RES MDL 1.0KΩ 2%	RM1-5
16	2	11989	RES MDL 22KΩ 2%	RM10, 11
17	53	12105	CAP TANT 4.7μf 10V	C1, 3, 5-8, 11, 13-15, 17-30, 33-49, 52-63
18	1	12517	CAP SIL MICA 220 PF ±5%	C31
19	4	12332	CAP CER. .001μf ±10%	C4, 9, 12, 16
20	1	12119	CAP TANT 1μf 15V	C51
21	1	12329	CAP CER .1 μf ±20% (CK06)	C50
22	9	16380	IC INTFC XCVR 2908	Z4-Z8, Z13-Z16
23	2	16268	IC 8B COMPTR 25LS2521	Z3, Z177
24	1	16531	IC OCT 3STAT BFR INV 74S240	Z12
25	7	16202	IC 74LS74 DUAL D BIN FF	Z10, 27, 57, 81, 94, 123, 139
26	1	16214	IC 74LS123 DUAL MONOSTABLE MV	Z80

*INDICATES PART TO BE FROM SUGGESTED MANUFACTURER ONLY.



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO. 65087
B/M SHEET 2 OF 6

RFV
L

TITLE: S34 SMD CONTROLLER, MASTER ASSEMBLY

ITEM NO	QTY	PART NUMBER	DESCRIPTION	REFERENCE NOTES
27	1	16212	IC 74LS11 TPL 3I/P AND	Z37
28	2	16374	IC 8640 QUAD NOR BUS RX	Z36,39
29	2	16309	IC 7438 QUAD 2I/P NAND	Z11,35
30	1	16345	IC 8641 QUAD UNIBUS XCVR	Z2
31	3	16220	IC 74LS32 QUAD 2I/P OR	Z38,55,156
32	8	16513	IC 74S00 QUAD 2I/P NAND	Z56,40,71,173,142,128,86,122
33	1	16210	IC 74LS04 HEX INV	Z60
34	4	16505	IC 74S86 QUAD EXCL OR	Z110,79,158,120
35	1	16224	IC 74LS30 8I/P NAND	Z9
36	3	16236	IC 74LS393 DUAL 4B BIN CNTR	Z121,29,141
37	11	16245	IC 74LS161 SYN 4B CNTR BIN	Z30-34, 90-93,111,1
38	1	16957	IC FPLA 3STAT UNPROG 82S153	Z28
39	3	16525	IC 74S08 QUAD 2I/P AND	Z58,174,118
40	3	16521	IC 74S32 QUAD 2I/P OR	Z59,135,140
41	5	16253	IC 74LS244 OCT 3STAT BFR	Z85,103,104,46,26
42	4	16701	IC 2901 MICROPROCESSOR	Z67-70
43	1	16508	IC 74S158 QUAD 2 TO 1 MUX	Z133
44	1	16702	IC 2902 LOOKAHEADCARRY GEN	Z102
45	3	16221	IC 74LS174 HEX D FF	Z47,48,97
46	2	16264	IC 74LS259 8B ADD LATCH	Z100,136
47	4	16520	IC 74S138 3 TO 8 DCDR/DEMUX	Z83,112,99,124
48	2	16515	IC 74S10 TPL 3I/P NAND	Z150,134
49	4	16501	IC 74S04 HEX INV	Z87,114,132,138
50	12	16260	IC 74LS374 OCT D FF	Z119,109,41,42,95,106-108,74-77
51	5	16563	IC 74S251 3STAT DATA SEL/MUX	Z43-45,145,175
52	1	16364	IC 74148 8 TO 3 OCT PRI ENCDR	Z96

*INDICATES PART TO BE FROM SUGGESTED MANUFACTURER ONLY.



DATARAM CORPORATION
CRANBURY
NEW JERSEY

DWG. NO. 65087
B/M
SHEET 3 OF 6

RFV
L

TITLE: S34 SMD CONTROLLER, MASTER ASSEMBLY

ITEM NO	QTY	PART NUMBER	DESCRIPTION	REFERENCE NOTES
53	1	16554	IC 74S153 4 TO 1 DATA SEL/MUX	Z161
54	1	16275	IC 74LS20 DUAL 4I/P NAND	Z127
55	1	16225	IC 74LS157 QUAD 2 TO 1 MUX	Z131
56	1	16717	<i>IC PROM 3 STAT UNPRGMD 74S288</i>	Z84
57	1	16918	IC AM2910DC MICROPROCESSOR	Z101
58	2	16267	IC 74LS670 4 x 4 REG.	Z129,130
59	1	16263	IC74LS273 OCT D FF	Z82
60	8	16916	IC 9148-70 STATIC RAM	Z18-25
61	1	16911	PROM UNPRGMD 512x8 TBP18S42 (AM27S29DC/HM3-7649-5)	Z17
62	1	16206	IC 74LS08 QUAD AND	Z54
63	2	16522	IC 74S74 DUAL D BIN FF	Z159,117
64	1	16385	IC 74265 QUAD COMPLEMENT O/P	Z157
65	6	16947	IC 27S35 PROM UNPROG 1Kx8 REG.	Z61-66
66	2	16511	IC 74S260 DUAL 5I/P NOR	Z88,116
67	1	16542	IC 74S30 8I/P NAND	Z115
68	3	16246	IC 74LS164 8B SHIFT REG	Z72,73,89
69	2	16377	IC 74276 QUAD J-K FF	Z151,172
70	2	16524	IC 74S174 HEX D FF	Z113,160
71	1	16261	IC 74LS299 8B BIDIREC 3STAT REG	Z176
72	1	16538	IC 74S253 DUAL 4 TO1 SEL/MUX	Z143
73	3	16946	IC 27S25 PROM UNPROG 512x8 REG	Z147-149
74	1	16381	IC 9401 CRC GEN/CHKR	Z146
75	1	16269	IC 25LS2538 DIGITAL DCDR	Z171
76	4	16915	IC 9403 BIPOLAR FIFO BFR MEMORY	Z49-52
77	7	16378	IC 3450 RCVR DIFFERENTIAL	Z152,153,155,162,164,167,168
78	6	16379	IC 3453 DRVR DIFFERENTIAL	Z154,163,165,166,169,170

*INDICATES PART TO BE FROM SUGGESTED MANUFACTURER ONLY.



DATARAM CORPORATION
CRANBURY
NEW JERSEY

DWG. NO. 65087
B/M
SHEET 4 OF 6

RFV
L

TITLE: S34 SMD CONTROLLER, MASTER ASSEMBLY

ITEM NO	QTY	PART NUMBER	DESCRIPTION	REFERENCE NOTES
79	1	16235	IC 74LS375 4B BISTABLE LATCH	Z137
80	1	16604	IC 75452 DUAL PERIPHERAL DRVR	Z105
81	1	20314	LM320T 5V VOLT REG.	Q1
82	1	14112	IC K1100A 11.111 MHZ XTLO	Y1
83	6	22917	8POS DIP SWITCH	SW1,2,3,4,5,6
84	1	22306	CONNECTOR 60 PIN	H
85	4	22313	CONNECTOR 26 PIN	J,K,L,M
86				
87	9	22353	SOCKET CARRIER DUAL 24 POS	
88	2	22357	SOCKET CARRIER DUAL 20 PIN	
89	1	22390	SOCKET CARRIER DUAL 16 POS	(AUGAT #716-AG2D)
90	1	26322	SCR, PNH PH, STL, 4-40x¼	
91	1	26206	WASHER INT. TOOTH STL #4	
92	1	26102	NUT, HEX, STL, 4-40	
93	2	42650	HANDLE-INSERTOR, EXTRACTOR DR-111	
94	2	26311	SCR, PNH, PHL, STL, 2-56x 7/16	
95	2	26107	NUT, HEX, SELF-LOCK, STL, 2-56	
96	2	42651	SPACER, HANDLE MOUNT, DR-111	
97	2	26242	WASHER-BELVILLE SPRING	
98	4	22214	BEAD PIN	
99	1	40840	P.C. BOARD S34	
100	52	22601	CONTACT, MALE	E1(15), E2(2), E3(12), E4(3), E5(6), E6(4), E7(3), E8(3), TP1-TP4
101	1	12609	CAP SIL MICA 240 pf ±5%	C2
102	A/R	30602	INK MARKING BLACK	
103	REF	03351	SCHEMATIC DIAGRAM	
104	REF	02208	PRODUCT SPECIFICATION	

*INDICATES PART TO BE FROM SUGGESTED MANUFACTURER ONLY.



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO. 65087
B/M 5 OF 6
SHEET

REV. L

TITLE: S34 SMD CONTROLLER, MASTER ASSEMBLY

ITEM NO	QTY	PART NUMBER	DESCRIPTION	REFERENCE NOTES
105	1	12602	CAP SIL MICA 330pf ±5%	C10
106	1	12506	CAP SIL MICA 470pf ± 5%	C32
107	REF	16985B	IC, FPLA S34 DMA SEQ 82S153 PROG. (S34)	REF, Z28
108	1	10122	RES, CC 1/4W 10KΩ	R50
109	1	43123	STIFFENER BAR	
110	10	26407	SCR, FH, PHL, 82° STL 2-56 x 1/2	
111	10	26101	NUT, HEX, STL, 2-56	

*INDICATES PART TO BE FROM SUGGESTED MANUFACTURER ONLY.



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO. 65087
B/M 6 OF 6
SHEET 6 OF 6

RFV
L

		REVISIONS					
		SYM.	SHEET	DESCRIPTION	APPROV.	DATE	
65097	SHEET 1 OF 2	A		Release to Production + ECN 3060	C.S.	JCP	11/3/83
		B		ECN 3071A	C.S.	JCP	2/2/83
		C		ECN 3137	BL	JCP	4/10/83
		D		ECN 3169	BL	JCP	4/10/83
		E		ECN 3182	BL	JCP	4/11/83
		F		ECN 3187	BL	JCP	4/12/83
		G		ECN 3194	JEJ	Carroll	12-5-83
		H		ECN 3240	JEJ	Carroll	12-5-83
		J		ECN 3256	JEJ	Carroll	12-5-83
		K		ECN 3339	JEJ	Carroll	12-5-83
		L		ECN W3506	JEJ	Carroll	2-5-84
		M		ECN 3596	JEJ	Carroll	4-10-84

DRAWN DLL	DATE 12.13.82	TITLE S34/A SMD CONTROLLER	 DATARAM CORPORATION CRANBURY NEW JERSEY	DWG. NO.	65097	REV.	M
CHECKED P. Leeds	DATE 12-14-82			DWG. NO.	65097	REV.	M
ENGR. JCP	DATE 1/3/83			SHEET	1	OF	2
APPROVED REW	DATE 1/04/83			SHEET	1	OF	2

USE B/M AND ASSY. 65087 WITH THE FOLLOWING EXCEPTIONS:

B/M

ITEM #56; QTY.1; 08584A FIRMWARE RM02 PIO DEC PROM S34/A
 ITEM #61; QTY.1; 08585A FIRMWARE RM02 DRIVE CONFIG. PROM S34/A
 ITEM #65; QTY.6; 08583D FIRMWARE RM02/05 EMULATION S34/A
 ITEM #73; QTY.3; 08582A FIRMWARE RM02 DISC SEQ. S34/A

ASSEMBLY

ADD TO TABLE 1, THE FOLLOWING JUMPER: E8 PIN 1-2.


INSTALL PROMS PER CHART BELOW:

PROM	LOCATION	PROM	LOCATION
582-147	Z147	583-64	Z64
582-148	Z148	583-65	Z65
582-149	Z149	583-66	Z66
583-61	Z61	584-84	Z84
583-62	Z62	585-17	Z17
583-63	Z63		

STANDARD SWITCH SETTINGS								
SWITCH #	8	7	6	5	4	3	2	1
1	C	0	0	0	C	0	0	0
2	C	0	0	C	0	C	0	0
3	C	C	C	C	C	C	C	C
4	0	0	0	C	0	0	0	0
5	C	C	C	C	C	C	C	C
6	C	0	0	0	0	0	0	0

NOTE: "C" INDICATES CLOSED.
 "0" INDICATES OPENED.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	X0	PRE PRODUCTION RELEASE	1/3/82	JCP
	A	RELEASE TO PRODUCTION + ECN 3060	1/3/83	JCP
	B	ECN 3071	2/2/83	JCP
	C	ECN 3137	4/10/83	JCP
	D	ECN 3169	4/11/83	JCP
	E	ECN 3172	4/12/83	JCP
	F	ECN 3182	4/14/83	JCP
	G	ECN 3187	4/12/83	JCP
	H	ECN 3240	12.5.83	Clark K
	J	ECN 3254	12.5.83	Clark K
	K	ECN 3339	12.5.83	Clark K




- NOTES: UNLESS OTHERWISE SPECIFIED
- FOR SCHEMATIC DIAGRAM SEE DRAWING NO. 03351.
 - COMPONENT DESIGNATIONS ARE FOR REFERENCE PURPOSES ONLY AND DO NOT APPEAR ON COMPONENT PART.
 - INSTALL AFTER FLOW SOLDER.
 - MARK LATEST REVISION LETTER, SERIAL NO AND EIA DATA CODE WITH .12 HIGH CHARACTERS USING INK ITEM 102.
 - COMPONENT LEAD TRIM AND SOLDER BUILD UP AS NOTED.
 - SQUARE PAD DENOTES PIN 1 OF RESISTOR MODULES
 - INSTALL JUMPERS PER TABLE 1
 - CLIP SCREWS AND DEBURR. CLIP E7 JUMPER PINS FOR CLEARANCE.

E ⁷ NO	JUMPER	NOTE
E1	2-13, 5-6, 7-14, 8-15, 9-10, 11-12	BR5
E2	1-2	THROTTLE
E3	NONE	TEST
E4	2-3	RESERVED
E5	NONE	RESERVED
E6	NONE	TEST
E7	2-3	BSY DISABLE

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± 2 XX ±.02 ± / XXX ±.010		CONTRACT NO.		 CRANBURY NEW JERSEY	
MATERIAL		APPROVALS	DATE	ASSEMBLY S34 SMD DISC CONTROLLER MASTER	
FINISH		DRAWN T. PIERCE	9-3-82	SIZE	CODE IDENT NO. DRAWING NO. REV
NEXT ASSY USED ON		CHECKED G. J. [Signature]	9-7-82	50473	65087 K
APPLICATION		ENGR. JCP	9-10-82	SCALE 1:1 SHEET 1 OF 1	
DO NOT SCALE DRAWING		APPROVED R.E.W.	1/04/83		


605087

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	X.	PRE-PRODUCTION RELEASE	9/10/82	JCP
	A	RELEASE TO PRODUCTION BY ECN 3060	11/5/83	JCP
	B	ECN 3071	2/21/83	JCP
	C	ECN 3137	4/12/83	JCP
	D	ECN 3182	4/12/83	JCP
	E	ECN W3195	5/2/83	JCP
	F	ECN W3256	12.5.85	Paul H
	G	ECN W3359	12.5.85	Paul H




BLOCK DIAGRAM

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± .005 ± .005 ± .005		CONTRACT NO.		 CRANBURY NEW JERSEY	
MATERIAL		APPROVALS		DATE	
FINISH		DRAWN L. McMINN		8/16/82	
NEXT ASSY USED ON		CHECKED C. LEEDS		8/20/82	
APPLICATION		ENG. JCP		9/10/82	
DO NOT SCALE DRAWING		APPROVED R.E.W.		1/64/83	
SIZE	CODE IDENT NO.	DRAWING NO.	REV.		
D	50473	03351	G		
SCALE				SHEET 1 OF 12	




UNIBUS INTERFACE			
SIZE	CODE IDENT NO.	DRAWING NO.	REV.
D	50473	03351	G
SCALE		SHEET 3 OF 12	



DMA LOGIC


SIZE	CODE IDENT NO.	DRAWING NO.	REV.
D	50473	03351	G
SCALE	SHEET 4 OF 12		



DATA PROCESSOR

SIZE	CODE IDENT NO.	DRAWING NO.	REV.
D	50473	03351	G


SCALE: $\frac{1}{100}$ SHEET 5 OF 12



MICRO SEQUENCER AND CONTROL STORE

SIZE	CODE IDENT NO.	DRAWING NO.	REV.
D	50473	03351	G

SCALE: 1 SHEET 6 OF 12



RAM BUFF. AND COND. TEST LOGIC

SIZE	CODE IDENT NO.	DRAWING NO.	REV.
D	50473	03351	G
SCALE	SHEET 7 OF 12		

D

C

B

A


D

C

B

A

03351




ECC LOGIC

SIZE	CODE IDENT NO.	DRAWING NO.	REV.
D	50473	03351	G


SCALE: 1/16" = 1"

SHEET 8 OF 12



DISC DATA SEQUENCER

SIZE	CODE IDENT NO.	DRAWING NO.	REV.
D	50473	03351	G
SCALE	SHEET # OF 12		




SERCLKN (12B7)
 R DATA (0CB)
 RD CLKN (12B7)
 SKEDN (11C5)

WDOUT (12A5)
 SCLK2 (12B4)

UNSELD (11C5)

SMD "8" CABLE

SIZE	CODE IDENT NO.	DRAWING NO.	REV.
D	50473	03351	G
SCALE	SHEET 10 OF 12		



A-TX
SMD "A" CABLE

SIZE	CODE IDENT NO.	DRAWING NO.	REV.
D	50473	03351	6
SCALE	SHEET 11 OF 12		

D

C

B

A

D


C

B

A

03351

A



MICRO INTERRUPT AND DISC SEQ. CKTS.			
SIZE	CODE IDENT NO.	DRAWING NO.	REV.
D	50473	03351	G
SCALE	SHEET 2 OF 12		

**DATARAM
CORPORATION**

Princeton Road
Cranbury, New Jersey 08512
Tel: 609-799-0071 TWX: 510-685-2542