


1110-5011
JAN., 1995

1995

DATA BOOK



DRAM

SAMSUNG

PRINTED IN KOREA

Circuit diagrams utilizing SAMSUNG products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG or others. SAMSUNG reserves the right to change device specifications.

Certified ISO 9001



Certificate No. FM 24651

TABLE OF CONTENTS

I. PRODUCT GUIDE

1. Introduction	11
2. Product Guide	18
3. DRAM Ordering System	23

II. DATA SHEETS

1M DRAM

• KM41C1000D	1M x1, 5V, Fast Page Mode	29
• KM44C256D	256K x4, 5V, Fast Page Mode	36

4M DRAM

• KM41C4000C	4M x1, 5V, Fast Page Mode	45
• KM41V4000C	4M x1, 3.3V, Fast Page Mode	
• KM41C4002C	4M x1, 5V, Static Column Mode	53
• KM44C1000C	1M x4, 5V, Fast Page Mode	61
• KM44V1000C	1M x4, 3.3V, Fast Page Mode	
• KM44C1002C	1M x4, 5V, Static Column Mode	69
• KM44C1003C	1M x4, 5V, Quad CAS, Fast Page Mode	77
• KM44C1004C	1M x4, 5V, Extended Data Out Mode	85
• KM44V1004C	1M x4, 3.3V, Extended Data Out Mode	
• KM44C1010C	1M x4, 5V, Fast Page Mode(Write per Bit)	93
• KM48C512B	512K x8, 5V, Fast Page Mode	101
• KM48V512B	512K x8, 3.3V, Fast Page Mode	
• KM48C514B	512K x8, 5V, Extended Data Out Mode	108
• KM48V514B	512K x8, 3.3V, Extended Data Out Mode	
• KM49C512B	512K x9, 5V, Fast Page Mode	115
• KM416C256B	256K x16, 5V, Fast Page Mode	122
• KM416V256B	256K x16, 3.3V, Fast Page Mode	
• KM416C254B	256K x16, 5V, Extended Data Out Mode	130
• KM416V254B	256K x16, 3.3V, Extended Data Out Mode	
• KM418C256B	256K x18, 5V, Fast Page Mode	138

16M DRAM

• KM41C16000A	16M x1, 5V, Fast Page Mode	149
• KM41V16000A	16M x1, 3.3V, Fast Page Mode	
• KM41C16002A	16M x1, 5V, Static Column Mode	157
• KM44C4000A, KM44C4100A	4M x4, 5V, Fast Page Mode	165
• KM44V4000A, KM44V4100A	4M x4, 3.3V, Fast Page Mode	
• KM44C4002A, KM44C4102A	4M x4, 5V, Static Column Mode	173
• KM44C4003A, KM44C4103A	4M x4, 5V, Quad CAS, Fast Page Mode	181
• KM44C4004A, KM44C4104A	4M x4, 5V, Extended Data Out Mode	189
• KM44V4004A, KM44V4104A	4M x4, 3.3V, Extended Data Out Mode	

TABLE OF CONTENTS (Continued)

• KM44C4010A, KM44C4110A ····4M x4, 5V, Fast Page Mode(Write per Bit) ·····	197
• KM48C2000A, KM48C2100A ····2M x8, 5V, Fast Page Mode ·····	205
KM48V2000A, KM48V2100A ····2M x8, 3.3V, Fast Page Mode	
• KM48C2004A, KM48C2104A ····2M x8, 5V, Extended Data Out Mode ·····	213
KM48V2004A, KM48V2104A ····2M x8, 3.3V, Extended Data Out Mode	
• KM416C1000A, KM416C1200A ·1M x16, 5V, Fast Page Mode ·····	221
KM416V1000A, KM416V1200A ·1M x16, 3.3V, Fast Page Mode	
• KM416C1004A, KM416C1204A ·1M x16, 5V, Extended Data Out Mode ·····	229
KM416V1004A, KM416V1204A ·1M x16, 3.3V, Extended Data Out Mode	
• KM432V502, KM432V522 ·····512K x32, 3.3V, Fast Page Mode ·····	237
• KM432V504, KM432V524 ·····512K x32, 3.3V, Extended Data Out Mode ···	245

64M DRAM

• KM48V8000 ·····8M x8, 8K Ref, Fast Page Mode ·····	255
KM48V8100 ·····8M x8, 4K Ref, Fast Page Mode	
• KM44V16000 ·····16M x4, 8K Ref, Fast Page Mode ·····	263
KM44V16100 ·····16M x4, 4K Ref, Fast Page Mode	
• KM48V8000A ·····8M x8, 8K Ref, Fast Page Mode ·····	271
KM48V8100A ·····8M x8, 4K Ref, Fast Page Mode	
• KM44V16000A ·····16M x4, 8K Ref, Fast Page Mode ·····	279
KM44V16100A ·····16M x4, 4K Ref, Fast Page Mode	

III. TIMING DIAGRAMS

1. Fast Page Mode, x1 Device Timing Diagram ·····	291
2. Fast Page Mode, x4 and x8 Device Timing Diagram ·····	305
3. Fast Page Mode, x16 (2CAS) Device Timing Diagram ·····	319
4. Fast Page Mode, Quad CAS Device Timing Diagram ·····	347
5. EDO Mode, x4 and x8 Device Timing Diagram ·····	361
6. EDO Mode, x16 (2CAS) Device Timing Diagram ·····	377


IV. PACKAGE DIMENSIONS ·····407

V. SALES OFFICES and MANUFACTURER'S REPRESENTATIVES ·····419


Product Guide	1
Data Sheets	2
Timing Diagrams	3
Package Dimensions	4
Sales Offices and Manufacturer's Representatives	5


PRODUCT GUIDE 1


1. Introduction
2. Product Guide
3. DRAM Ordering System




1. INTRODUCTION (DRAM)












16M B/W	2Mx8	KM48C2000A-5	KM48C2000A-6	KM48C2000A-7	KM48C2000A-8
		KM48C2000AL-5	KM48C2000AL-6	KM48C2000AL-7	KM48C2000AL-8
		KM48C2000ASL-5	KM48C2000ASL-6	KM48C2000ASL-7	KM48C2000ASL-8
		KM48C2100A-5	KM48C2100A-6	KM48C2100A-7	KM48C2100A-8
		KM48C2100AL-5	KM48C2100AL-6	KM48C2100AL-7	KM48C2100AL-8
		KM48C2100ASL-5	KM48C2100ASL-6	KM48C2100ASL-7	KM48C2100ASL-8
		KM48C2004A-5	KM48C2004A-6	KM48C2004A-7	KM48C2004A-8
		KM48C2004AL-5	KM48C2004AL-6	KM48C2004AL-7	KM48C2004AL-8
		KM48C2004ASL-5	KM48C2004ASL-6	KM48C2004ASL-7	KM48C2004ASL-8
		KM48C2104A-5	KM48C2104A-6	KM48C2104A-7	KM48C2104A-8
		KM48C2104AL-5	KM48C2104AL-6	KM48C2104AL-7	KM48C2104AL-8
		KM48C2104ASL-5	KM48C2104ASL-6	KM48C2104ASL-7	KM48C2104ASL-8
			KM48V2000A-6	KM48V2000A-7	KM48V2000A-8
			KM48V2000AL-6	KM48V2000AL-7	KM48V2000AL-8
			KM48V2000ASL-6	KM48V2000ASL-7	KM48V2000ASL-8
			KM48V2100A-6	KM48V2100A-7	KM48V2100A-8
			KM48V2100AL-6	KM48V2100AL-7	KM48V2100AL-8
			KM48V2100ASL-6	KM48V2100ASL-7	KM48V2100ASL-8
			KM48V2004A-6	KM48V2004A-7	KM48V2004A-8
			KM48V2004AL-6	KM48V2004AL-7	KM48V2004AL-8
	KM48V2004ASL-6	KM48V2004ASL-7	KM48V2004ASL-8		
	KM48V2104A-6	KM48V2104A-7	KM48V2104A-8		
	KM48V2104AL-6	KM48V2104AL-7	KM48V2104AL-8		
	KM48V2104ASL-6	KM48V2104ASL-7	KM48V2104ASL-8		

1





1

2. PRODUCT GUIDE (DRAM)

Density	Org.	Power Supply	Part Number	Speed(ns)	Features	Packages (#)
1M bit	1Mx1	5V±10%	KM41C1000D# KM41C1000D-L#	60/70/80	Fast Page	P:18 Pin DIP (1Mx1) 20 Pin DIP (256Kx4)
	256Kx4	5V±10%	KM44C256D# KM44C256D-L#	60/70/80	Fast Page	J:20 Pin SOJ Z:20 Pin ZIP
4M bit	4Mx1	5V±10%	KM41C4000C# KM41C4000CL# KM41C4002C#	50/60/70/80	Fast Page Static Column	P:20 Pin DIP J:20 Pin SOJ Z:20 Pin ZIP
		3.3V±0.3V	KM41V4000C# KM41V4000CL#	60/70/80	Fast Page	T:20 Pin TSOP-II (Forward) TR:20 Pin TSOP-II (Reverse)
	1Mx4	5V±10%	KM44C1000C# KM44C1000CL# KM44C1010C# KM44C1002C# KM44C1003C# KM44C1003CL# KM44C1004C# KM44C1004CL#	50/60/70/80	Fast Page Fast Page with WPB Static Column Quad CAS EDO	*Quad CAS J:24 Pin SOJ T:24 Pin TSOP-II (Forward) TR:24 Pin TSOP-II (Reverse)
		3.3V±0.3V	KM44V1000C# KM44V1000CL# KM44V1004C# KM44V1004CL#	60/70/80	Fast Page EDO	
4M B/W	512Kx8	5V±10%	KM48C512B# KM48C512BL# KM48C514B# KM48C514BL#	50/60/70/80	Fast Page EDO	J:28 Pin SOJ T:28 Pin TSOP-II(Forward) TR:28 Pin TSOP-II(Reverse)
		3.3V±0.3V	KM48V512B# KM48V512BL# KM48V514B# KM48V514BL#	60/70/80	Fast Page EDO	
	512Kx9	5V±10%	KM49C512B# KM49C512BL#	60/70/80	Fast Page	
	256Kx16	5V±10%	KM416C256B# KM416C256BL# KM416C254B# KM416C254BL#	50/60/70/80	Fast Page EDO	J:40 Pin SOJ T:40 Pin TSOP-II (Forward) TR:40 Pin TSOP-II(Reverse)

Density	Org.	Power Supply	Part Number	Speed(ns)	Features	Packages (#)
4M B/W	256Kx16	3.3V±0.3V	KM416V256B# KM416V256BL# KM416V254B# KM416V254BL#	60/70/80	Fast Page(4K) EDO	J:40 Pin SOJ T:40 Pin TSOP-II(Forward) TR:40 Pin TSOP-II(Reverse)
	256Kx18	5V±10%	KM418C256B# KM418C256BL#	60/70/80	Fast Page	
16M bit	16Mx1	5V±10%	KM41C16000A# KM41C16000AL# KM41C16000ASL# KM41C16002A#	50/60/70/80	Fast Page(4K)	J:24 Pin SOJ (400mil) T:24 Pin TSOP-II (Forward) (400mil) TR:24 Pin TSOP-II (Reverse)
			KM41V16000A# KM41V16000AL# KM41V16000ASL#		60/70/80	Fast Page(4K)
	4Mx4	5V±10%	KM44C4000A# KM44C4000AL# KM44C4000ASL# KM44C4100A# KM44C4100AL# KM44C4100ASL# KM44C4002A# KM44C4102A# KM44C4003A# KM44C4003AL# KM44C4003ASL# KM44C4103A# KM44C4103AL# KM44C4103ASL# KM44C4004A# KM44C4004AL# KM44C4004ASL# KM44C4104A# KM44C4104AL# KM44C4104ASL# KM44C4010A#	50/60/70/80	Fast Page(4K) Fast Page(2K) Static Column(4K) Static Column(2K) Quad CAS(4K) Quad CAS(2K) EDO(4K) EDO(2K) Fast Page with WPB(4K)	(300mil) SR:24 Pin TSOP-II(Reverse) (300mil) *Quad CAS J:28 Pin SOJ T:28 Pin TSOP-II(Forward) TR:28 Pin TSOP-II(Reverse)




Density	Org.	Power Supply	Part Number	Speed(ns)	Features	Packages (#)
16M bit	4Mx4	5V±10%	KM44C4110A#	50/60/70/80	Fast Page with WPB(2K)	J:24 Pin SOJ (400mil)
		3.3V±0.3V	KM44V4000A#	60/70/80	Fast Page(4K)	T:24 Pin TSOP-II (Forward)
			KM44V4000AL#			(400mil)
			KM44V4000ASL#			TR:24 Pin TSOP-II (Reverse)
			KM44V4100A#			(400mil)
			KM44V4100AL#			K:24 Pin SOJ(300mil)
			KM44V4100ASL#			S:24 Pin TSOP-II(Forward)
			KM44V4004A#			(300mil)
			KM44V4004AL#			SR:24 Pin TSOP-II(Reverse)
			KM44V4004ASL#			(300mil)
			KM44V4104A#			EDO(4K)
			KM44V4104AL#			EDO(2K)
16M B/W	2Mx8	5V±10%	KM48C2000A#	50/60/70/80	Fast Page(4K)	J:28 Pin SOJ
			KM48C2000AL#			T:28 Pin TSOP-II (Forward)
			KM48C2000ASL#			TR:28 Pin TSOP-II (Reverse)
			KM48C2100A#			Fast Page(2K)
			KM48C2100AL#			
			KM48C2100ASL#			
			KM48C2004A#			EDO(4K)
			KM48C2004AL#			
			KM48C2004ASL#			
		KM48C2104A#	EDO(2K)			
		KM48C2104AL#				
		KM48C2104ASL#				
		3.3V±0.3V	KM48V2000A#	60/70/80	Fast Page(4K)	J:28 Pin SOJ
			KM48V2000AL#			T:28 Pin TSOP-II (Forward)
			KM48V2000ASL#			TR:28 Pin TSOP-II (Reverse)
			KM48V2100A#			Fast Page(2K)
			KM48V2100AL#			
			KM48V2100ASL#			
KM48V2004A#	EDO(4K)					
KM48V2004AL#						
KM48V2004ASL#						

Density	Org.	Power Supply	Part Number	Speed(ns)	Features	Packages (#)	
16M B/W	2Mx8	3.3V±0.3V	KM48V2104A#	60/70/80	EDO(2K)	J:28 Pin SOJ	
			KM48V2104AL#			T:28 Pin TSOP-II (Forward)	
			KM48V2104ASL#			TR:28 Pin TSOP-II(Reverse)	
	1Mx16	5V±10%		KM416C1000A#	60/70/80	Fast Page(4K)	J:42 Pin SOJ
				KM416C1000A#-L			T:44 Pin TSOP-II (Forward)
				KM416C1200A#		Fast Page(1K)	R:44 Pin TSOP-II(Reverse)
				KM416C1200A#-L			
				KM416C1004A#		EDO(4K)	
				KM416C1004A#-L		EDO(1K)	
	KM416C1204A#						
512Kx32	3.3V±0.3V		KM416V1000A#	60/70/80	Fast Page(4K)		
			KM416V1000A#-L				
			KM416V1200A#		Fast Page(1K)		
			KM416V1200A#-L				
			KM416V1004A#		EDO(4K)		
			KM416V1004A#-L		EDO(1K)		
			KM416V1204A#				
			KM416V1204A#-L				
			KM432V502#	70/80	Fast Page(4K)	T:70 Pin TSOP-II (Forward)	
			KM432V502#-L				R:70 Pin TSOP-II(Reverse)
			KM432V522#		Fast Page(1K)		
			KM432V522#-L				
			KM432V504#		EDO(4K)		
			KM432V504#-L		EDO(1K)		
			KM432V524#				
KM432V524#-L							

1

Density	Org.	Power Supply	Part Number	Speed(ns)	Features	Packages (#)
64M bit	16Mx4	3.3V±0.3V	KM44V16000# KM44V16100#	50/60/70	Fast Page(8K) Fast Page(4K)	J : 34 Pin SOJ
	8Mx8	3.3V±0.3V	KM48V8000# KM48V8100#	50/60/70	Fast Page(8K) Fast Page(4K)	
64M bit	16Mx4	3.3V±0.3V	KM44V16000A# KM44V16000A#-L KM44V16100A# KM44V16100A#-L	50/60/70	Fast Page(8K) Fast Page(4K)	J : 32 Pin SOJ T : 32 pin TSOP II(Forward) R : 32 pin TSOP II(Reverse)
	8Mx8	3.3V±0.3V	KM48V8000A# KM48V8000A#-L KM48V8100A# KM48V8100A#-L	50/60/70	Fast Page(8K) Fast Page(4K)	

3. DRAM ORDERING SYSTEM



1

1. SAMSUNG Memory

2. DRAM(4)

3. Organization

1	-----	x 1
4	-----	x 4
8	-----	x 8
9	-----	x 9
16	-----	x 16
18	-----	x 18
32	-----	x 32

4. Product

C	-----	5V
V	-----	3.3V

5. Density & Mode/Feature

Refer to the previous "Chapter 2. Product Guide."

6. Revision

Blank	-----	1st Gen.
A	-----	2nd Gen.
B	-----	3rd Gen.
C	-----	4th Gen.
D	-----	5th Gen.

7. Power(DC Current)

Blank	-----	Normal
L	-----	Low power with Self refresh
SL	-----	Super Low power

8. Package Type


J	-----	SOJ
T	-----	TSOP II (Forward)
TR	-----	TSOP II (Reverse)
P	-----	DIP
Z	-----	ZIP
K	-----	SOJ(Shrunked PKG,SOJ)
S	-----	TSOP II (Shrunked PKG,Forward)
SR	-----	TSOP II (Shrunked PKG,Reverse)

9. Speed

- 5	-----	50 ns
- 6	-----	60 ns
- 7	-----	70 ns
- 8	-----	80 ns

*** NEW DRAM ORDERING SYSTEM**

This new DRAM ordering system will be used for all SAMSUNG's New DRAM products from 1995. In '95 DRAM Databook, only used for 1M 5th Gen., 16M Byte Word Wide 2nd Gen. and 64M DRAM.



1. SAMSUNG Memory

2. DRAM(4)

3. Organization

- 1 ----- x 1
- 4 ----- x 4
- 8 ----- x 8
- 9 ----- x 9
- 16 ----- x 16
- 18 ----- x 18
- 32 ----- x 32

4. Product

- C ----- 5V
- V ----- 3.3V

5. Density & Mode/Feature (Same)

6. Revision

- Blank ----- 1st Gen.
- A ----- 2nd Gen.
- B ----- 3rd Gen.
- C ----- 4th Gen.
- D ----- 5th Gen.

7. Package Type

- J ----- SOJ
- T ----- TSOP II (Forward)
- R ----- TSOP II (Reverse)
- P ----- DIP
- Z ----- ZIP
- K ----- SOJ(Shrunked PKG,SOJ)
- S ----- TSOP II (Shrunked PKG,Forward)
- W ----- TSOP II (Shrunked PKG,Reverse)


8. Power(DC Current)

- Blank ----- Normal
- L ----- Low power with Self refresh
- H ----- Super Low power

9. Speed

- 5 ----- 50 ns
- 6 ----- 60 ns
- 7 ----- 70 ns
- 8 ----- 80 ns

DATA SHEETS 2



1M DRAM

- KM41C1000D
- KM44C256D



1M x 1 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 1,048,576 x 1 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Access time(-6, -7 or -8), power consumption (Normal or Low power), and package type (SOJ, ZIP,DIP) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before-RAS refresh, RAS-only refresh and Hidden refresh capabilities.

This 1Mx1 Fast Page Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



FEATURES

- Part Identification
 - KM41C1000D/D-L(5V)

- Active Power Dissipation

Unit : mW

Speed	Active Power Dissipation
-6	385
-7	358
-8	330

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL(5V) compatible inputs and outputs
- 256K x 4 fast test mode
- JEDEC Standard pinout
- Available in Plastic SOJ, ZIP and DIP packages
- Single +5V±10% power supply


- Refresh cycles

Part No.	Refresh Cycle	Refresh period	
		Normal	L
KM41C1000D	512	8ms	128ms

- Performance range:

Speed	tRAC	tCAC	tRC	tPC
-6	60ns	15ns	110ns	40ns
-7	70ns	20ns	130ns	45ns
-8	80ns	20ns	150ns	50ns

FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.




PIN CONFIGURATION (Top Views)


• KM41C1000DJ



• KM41C1000DZ



• KM41C1000DP



Pin Name	Pin Function
A0 - A9	Address Inputs
D	Data In
Q	Data Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
Vcc	Power(+5.0V)
N.C	No Connection
TF	Test Function
NL	No Lead

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage temperature	T _{stg}	-55 to +150	°C
Power dissipation	P _D	600	mW
Short circuit output current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A = 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.4	-	V _{CC} +1 ^{*1}	V
Input low voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+2.0V at pulse width ≤ 20ns (pulse width is measured at V_{CC})

*2 : -2.0V at pulse width ≤ 20ns (pulse is measured at V_{SS})

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input leakage current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.5V all other pins not under test=0 volts.)	I _{I(L)}	-5	5	μA
Output leakage current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	-5	5	μA
Output high voltage level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output low voltage level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max	Units
			KM41C1000D	
Icc1	Don't care	-6	60	mA
		-7	55	
		-8	50	
Icc2	Don't care	Don't care	2	mA
Icc3	Don't care	-6	60	mA
		-7	55	
		-8	50	
Icc4	Don't care	-6	50	mA
		-7	45	
		-8	40	
Icc5	Normal L	Don't care	1	mA
			100	
Icc6	Don't care	-6	60	mA
		-7	55	
		-8	50	
Icc7	L	Don't care	100	μA

Icc1* : Operating current (\overline{RAS} and \overline{CAS} , Address cycling @tRC=min.)

Icc2 : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

Icc3* : RAS-only refresh current ($\overline{CAS}=V_{IH}$, \overline{RAS} , Address cycling @tRC=min.)

Icc4* : Fast Page Mode current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @tPC=min.)

Icc5 : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

Icc6* : \overline{CAS} -before- \overline{RAS} refresh current (\overline{RAS} and \overline{CAS} cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, $\overline{CAS}=\overline{CAS}$ -before- \overline{RAS} cycling or $0.2V$

$D_{IN}=\overline{W}=A_0 \sim A_9 = V_{CC}-0.2V$ or $0.2V$, $T_{RC} = 125\mu s(L\text{-ver})$, $T_{RAS} = T_{RASmin} \sim 300 ns$

* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3 and Icc6, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In Icc4, Address can be changed maximum once within one fast page mode cycle time tPC.

CAPACITANCE($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [D]	C_{IN1}	-	5	pF
Input capacitance [A0 - A9]	C_{IN2}	-	6	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}$]	C_{IN3}	-	7	pF
Output capacitance [Q]	C_{OUT}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 1,2)

Test condition : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{in}/V_{ii}=2.4/0.8\text{V}$, $V_{oh}/V_{ol}=2.0/0.8\text{V}$

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	110		130		150		ns	
Read-modify-write cycle time	tRWC	130		150		170		ns	
Access time from $\overline{\text{RAS}}$	tRAC		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		15		20		20	ns	3,4,5
Access time from column address	tAA		30		35		40	ns	3,9
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	15	0	20	0	20	ns	6
Transition time (rise and fall)	tT	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	15		20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	15		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	50		55		60		ns	14
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	
Write command hold time	tWCH	10		10		10		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	45		50		55		ns	14
Write command pulse width	tWP	10		10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		15		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	15		15		15		ns	

2

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, See note 2)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data set-up time	t _{DS}	0		0		0		ns	9
Data hold time	t _{DH}	15		15		15		ns	9
Data hold time referenced to RAS	t _{DHR}	50		55		60		ns	14
Refresh period(Normal)	t _{REF}		8		8		8	ms	
Refresh period(L -ver)	t _{REF}		128		128		128	ms	
Write command set-up time	t _{WCS}	0		0		0		ns	7
CAS to W delay time	t _{CWD}	15		20		20		ns	7
RAS to W delay time	t _{RWD}	60		70		80		ns	7
Column address to W delay time	t _{AWD}	30		35		40		ns	7
CAS precharge to W delay time	t _{CPWD}	35		40		45		ns	
CAS set-up time (CAS-before-RAS refresh)	t _{CSR}	5		5		5		ns	
CAS hold time (CAS-before-RAS refresh)	t _{CHR}	15		15		15		ns	
RAS to CAS precharge time	t _{RPC}	5		5		5		ns	
CAS precharge time(CBR counter test cycle)	t _{CPT}	20		25		30		ns	
Access time from CAS precharge	t _{CPA}		35		35		45	ns	3
Fast Page mode cycle time	t _{PC}	40		45		50		ns	
Fast Page mode read-modify-write cycle time	t _{PRWC}	60		60		65		ns	
CAS precharge time (Fast page cycle)	t _{CP}	10		10		10		ns	
RAS pulse width (Fast page cycle)	t _{RASP}	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	t _{RHCP}	40		45		50		ns	

NOTES

1. An initial pause of 200 μ s is required after power up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If $t_{RCD}(\max)$ is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. Normal operation requires the "TF" pin to be connected to V_{SS} or TTL logic low level or left unconnected on the printed wiring board.
12. When the "TF" pin is connected to a defined positive voltage, the internal test function may be activated. Contact Samsung for specific operational details of the "test function".
13. In a test mode cycle, the value of t_{RAC} , t_{CAC} , t_{AA} is delayed for 3ns.
14. t_{AR} , t_{WCR} , and t_{DHR} are referenced to $t_{RAD}(\max)$.

256K x 4 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 262,144 x 4 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Access time(-6, -7 or -8), power consumption (Normal or Low power), and package type (SOJ, ZIP,DIP) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. This 256Kx4 Fast Page Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

FEATURES

- Part Identification
- KM44C256D/D-L(5V)

- Active Power Dissipation

Unit : mW

Speed	Active Power Dissipation
-6	385
-7	358
-8	330

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- TTL(5V) compatible inputs and outputs
- Early write or Output Enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ, ZIP, and DIP packages
- Single +5V±10% power supply


- Refresh cycles

Part No.	Refresh Cycle	Refresh period	
		Normal	L
KM44C256D	512	8ms	128ms

- Performance range:

Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{PC}
-6	60ns	15ns	110ns	40ns
-7	70ns	20ns	130ns	45ns
-8	80ns	20ns	150ns	50ns


FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)


• KM44C256DJ



• KM44C256DP



• KM44C256DZ



2

Pin Name	Pin Function
A0 - A8	Address Inputs
DQ0-3	Data In/out
V _{ss}	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
V _{cc}	Power(+5.0V)
N.C	No Connection
NL	No Lead

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V_{SS}	V_{IN}, V_{OUT}	-1 to +7.0	V
Voltage on V_{CC} supply relative to V_{SS}	V_{CC}	-1 to +7.0	V
Storage temperature	T_{stg}	-55 to +150	°C
Power dissipation	P_D	600	mW
Short circuit output current	I_{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} , $T_A = 0$ to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.5	5.0	5.5	V
Ground	V_{SS}	0	0	0	V
Input high voltage	V_{IH}	2.4	-	$V_{CC} + 1^{*1}$	V
Input low voltage	V_{IL}	-2.0^{*2}	-	0.8	V

*1 : $V_{CC} + 2.0V$ at pulse width $\leq 20ns$ (pulse width is measured at V_{CC})

*2 : $-2.0V$ at pulse width $\leq 20ns$ (pulse is measured at V_{SS})

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input leakage current (Any input $0 \leq V_{IN} \leq V_{CC} + 0.5V$ all other pins not under test = 0 volts.)	$I_{I(L)}$	-5	5	μA
Output leakage current (Data out is disabled, $0V \leq V_{OUT} \leq V_{CC}$)	$I_{O(L)}$	-5	5	μA
Output high voltage level ($I_{OH} = -5mA$)	V_{OH}	2.4	-	V
Output low voltage level ($I_{OL} = 4.2mA$)	V_{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max	Units
			KM44C256D	
I _{CC1}	Don't care	-6	60	mA
		-7	55	
		-8	50	
I _{CC2}	Don't care	Don't care	2	mA
I _{CC3}	Don't care	-6	60	mA
		-7	55	
		-8	50	
I _{CC4}	Don't care	-6	50	mA
		-7	45	
		-8	40	
I _{CC5}	Normal L	Don't care	1	mA
			100	
I _{CC6}	Don't care	-6	60	mA
		-7	55	
		-8	50	
I _{CC7}	L	Don't care	100	μA

2

I_{CC1}* : Operating current (\overline{RAS} and \overline{CAS} , Address cycling @t_{RC}=min.)

I_{CC2} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3}* : \overline{RAS} -only refresh current ($\overline{CAS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4}* : Fast Page Mode current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @t_{PC}=min.)

I_{CC5} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : \overline{CAS} -before- \overline{RAS} refresh current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})=V_{CC}-0.2V, Input low voltage(V_{IL})=0.2V, $\overline{CAS}=\overline{CAS}$ -before- \overline{RAS} cycling or 0.2V

D_{IN}= \overline{W} =A0 ~ A8= V_{CC}-0.2V or 0.2V, T_{RC}= 125μs(L-ver), T_{RAS}=T_{RASmin}~300 ns

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3} and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, Address can be changed maximum once within one fast page mode cycle time t_{PC}.

CAPACITANCE($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A8]	C _{IN1}	-	6	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}\overline{\text{OE}}$]	C _{IN2}	-	7	pF
Output capacitance [DQ0~DQ3]	C _{OUT}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 1,2)

Test condition : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{in}/V_{il}=2.4/0.8\text{V}$, $V_{oh}/V_{ol}=2.0/0.8\text{V}$

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	110		130		150		ns	
Read-modify-write cycle time	t _{RWC}	155		175		195		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t _{CAC}		15		20		20	ns	3,4,5
Access time from column address	t _{AA}		30		35		40	ns	3,9
$\overline{\text{CAS}}$ to output in Low-Z	t _{CLZ}	0		0		0		ns	3
Output buffer turn-off delay	t _{OFF}	0	15	0	20	0	20	ns	6
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t _{RP}	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	15		20		20		ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5		5		5		ns	
Row address set-up time	t _{ASR}	0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		ns	
Column address set-up time	t _{ASC}	0		0		0		ns	
Column address hold time	t _{CAH}	15		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t _{AR}	50		55		60		ns	11
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	30		35		40		ns	
Read command set-up time	t _{RCS}	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		ns	8
Write command hold time	t _{WCH}	10		10		10		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t _{WCR}	45		50		55		ns	11
Write command pulse width	t _{WP}	10		10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	15		15		15		ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	15		15		15		ns	

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, See note 2)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		ns	9
Data hold time	tDH	15		15		15		ns	9
Data hold time referenced to RAS	tDHR	50		55		60		ns	11
Refresh period(Normal)	tREF		8		8		8	ms	
Refresh period(L-ver)	tREF		128		128		128	ms	
Write command set-up time	tWCS	0		0		0		ns	7
CAS to \bar{W} delay time	tCWD	40		45		45		ns	7
RAS to \bar{W} delay time	tRWD	85		95		105		ns	7
Column address to \bar{W} delay time	tAWD	55		60		65		ns	7
CAS precharge to \bar{W} delay time	tCPWD	60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tCSR	5		5		5		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	15		15		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		25		30		ns	
Access time from CAS precharge	tCPA		35		35		40	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	80		85		90		ns	
CAS precharge time (Fast page cycle)	tCP	10		10		10		ns	
RAS pulse width (Fast page cycle)	tRASP	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	tRHCP	40		45		50		ns	
\bar{OE} access time	tOEA		15		20		20	ns	
\bar{OE} to data delay	tOED	15		20		20		ns	
Output buffer turn off delay time from \bar{OE}	tOEZ	0	15	0	20	0	20	ns	
\bar{OE} command hold time	tOEH	15		20		20		ns	

2

NOTES

1. An initial pause of 200 μ s is required after power up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If $t_{RCD}(\max)$ is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. t_{AR} , t_{WCR} , and t_{DHR} are referenced to $t_{RAD}(\max)$.

4M DRAM

- KM41C4000C
KM41V4000C
- KM41C4002C
- KM44C1000C
KM44V1000C
- KM44C1002C
- KM44C1003C
- KM44C1004C
KM44V1004C
- KM44C1010C
- KM48C512B
KM48V512B
- KM48C514B
KM48V514B
- KM49C512B
- KM416C256B
KM416V256B
- KM416C254B
KM416V254B
- KM418C256B

4M x 1 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 4,194,304 x 1 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), access time(-5, -6, -7 or -8), power consumption (Normal, Low power), and package type (SOJ, ZIP, TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Further more, self-refresh operation is available in Low power version. This 4Mx1 Fast Page Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory for main frames, mini computers, personal computer and high performance microprocessor systems.



FEATURES

- Part Identification
 - KM41C4000C/CL(5V)
 - KM41V4000C/CL(3.3V)

• Active Power Dissipation Unit : mW

Speed	3.3V	5V
-5	-	470
-6	220	415
-7	200	360
-8	180	305

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- Self-refresh capability (3.3V,L-ver only)
- Fast parallel test mode capability
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Common I/O using early write
- JEDEC Standard pinout
- Available in Plastic SOJ, ZIP, TSOP(II) packages
- Single +5V±10% power supply(5V product)
- Single +3.3V±0.3V power supply(3.3V product)


• Refresh cycles

	Vcc	Refresh cycle	Refresh time	
			Normal	L
C1000C	5V	1K	16ms	128ms
V1000C	3.3V			

• Performance range:

Speed	tRAC	tCAC	tRC	tPC	Remark
-5	50ns	13ns	90ns	35ns	5V Only
-6	60ns	15ns	110ns	40ns	5V/3.3V
-7	70ns	20ns	130ns	45ns	5V/3.3V
-8	80ns	20ns	150ns	50ns	5V/3.3V


FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)


• KM41C/V4000CJ



• KM41C/V4000CZ




• KM41C/V4000CT



Pin Name	Pin Function
A0 - A10	Address Inputs
D	Data In
Q	Data Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
N.C	No Connection
Vcc	Power(+5.0V) Power(+3.3V)

• KM41C/V4000CTR



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1 to +7.0	V
Storage temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power dissipation	P _D	600	600	mW
Short circuit output current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input high voltage	V _{IH}	2.0	-	V _{CC} +0.3 ^{*1}	2.4	-	V _{CC} +1 ^{*1}	V
Input low voltage	V _{IL}	-0.3 ^{*2}	-	0.8	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}

*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V_{SS}

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input leakage current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.3V, all other pins not under test=0 volts.)	I _{I(L)}	-5	5	μA
	Output leakage current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	-5	5	μA
	Output high voltage level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output low voltage level(I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input leakage current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.5V, all other pins not under test=0 volts.)	I _{I(L)}	-5	5	μA
	Output leakage current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	-5	5	μA
	Output high voltage level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output low voltage level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max		Units
			KM41V4000C	KM41C4000C	
I _{CC1}	Don't care	-5	-	85	mA
		-6	60	75	mA
		-7	55	65	mA
		-8	50	55	mA
I _{CC2}	Don't care	Don't care	1	2	mA
I _{CC3}	Don't care	-5	-	85	mA
		-6	60	75	mA
		-7	55	65	mA
		-8	50	55	mA
I _{CC4}	Don't care	-5	-	65	mA
		-6	45	55	mA
		-7	40	45	mA
		-8	35	35	mA
I _{CC5}	Normal L	Don't care	0.5	1	mA
			100	200	μA
I _{CC6}	Don't care	-5	-	85	mA
		-6	60	75	mA
		-7	55	65	mA
		-8	50	55	mA
I _{CC7}	L	Don't care	200	300	μA
I _{CC8}	L	Don't care	150	-	μA

I_{CC1} *: Operating current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC2} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3} *: RAS-only refresh current ($\overline{CAS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4} *: Fast Page Mode current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @t_{PC}=min.)

I_{CC5} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6} *: \overline{CAS} -before- \overline{RAS} refresh current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})=V_{CC}-0.2V, Input low voltage(V_{IL})=0.2V, $\overline{CAS}=0.2V$

DIN = Don't care, T_{RC}= 125μs(L-ver), T_{RAS}=T_{RAStmin}~300 ns

I_{CC8} : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$, $\overline{W}=\overline{OE}=A0 \sim A10= D= V_{CC}-0.2V$ or 0.2V

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, Address can be changed maximum once within one fast page mode cycle time t_{PC}.

CAPACITANCE($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$ or 3.3V , $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [D]	C_{IN1}	-	5	pF
Input capacitance [A0 - A10]	C_{IN2}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}$]	C_{IN3}	-	7	pF
Output capacitance [Q]	C_{OUT}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 1,2)

Test condition(5V device) : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8\text{V}$, $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition(3.3V device) : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{IH}/V_{IL}=2.0/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Parameter	Symbol	- 5 ^{*1}		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		150		ns	
Read-modify-write cycle time	tRWC	108		130		155		175		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		13		15		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	13	0	15	0	20	0	20	ns	6
Transition time (rise and fall)	tT	3	50	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	13		15		20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	50		60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	13	10K	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	35	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	40		45		55		60		ns	15
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		0		ns	8
Write command hold time	tWCH	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	40		45		55		60		ns	15
Write command pulse width	tWP	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	13		15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	13		15		20		20		ns	

Note) *1 : 5V only



AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, See note 2)

Parameter	Symbol	- 5 *1		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		0		ns	9
Data hold time	tDH	10		10		15		15		ns	9
Data hold time referenced to $\overline{\text{RAS}}$	tDHR	40		45		55		60		ns	15
Refresh period(Normal)	tREF		16		16		16		16	ms	
Refresh period(L-ver)	tREF		128		128		128		128	ms	
Write command set-up time	tWCS	0		0		0		0		ns	7
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	13		15		20		20		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	50		60		70		80		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	25		30		35		40		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	30		35		40		45		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		15		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		5		5		5		ns	
$\overline{\text{CAS}}$ precharge time($\overline{\text{C}}\overline{\text{B}}\overline{\text{R}}$ counter test cycle)	tCPT	20		20		25		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	53		60		70		75		ns	
$\overline{\text{CAS}}$ precharge time (Fast page cycle)	tCP	10		10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast page cycle)	tRASP	50	200K	60	200K	70	200K	80	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	30		35		40		45		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		10		ns	
Write command hold time(Test mode in)	tWTH	10		10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time($\overline{\text{C}}\overline{\text{B}}\overline{\text{R}}$ refresh)	tWRP	10		10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time($\overline{\text{C}}\overline{\text{B}}\overline{\text{R}}$ refresh)	tWRH	10		10		10		10		ns	
$\overline{\text{RAS}}$ pulse width($\overline{\text{C}}\overline{\text{B}}\overline{\text{R}}$ self refresh)	tRASS	100		100		100		100		μs	14
$\overline{\text{RAS}}$ precharge time ($\overline{\text{C}}\overline{\text{B}}\overline{\text{R}}$ self refresh)	tRPS	90		110		130		150		ns	14
$\overline{\text{CAS}}$ hold time ($\overline{\text{C}}\overline{\text{B}}\overline{\text{R}}$ self refresh)	tCHS	-50		-50		-50		-50		ns	14

Note) *1 : 5V only

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5 ^{*1}		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	113		135		160		180		ns	
Access time from RAS	tRAC		55		65		75		85	ns	3,4,10
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,10
RAS pulse width	tRAS	55	10K	65	10K	75	10K	85	10K	ns	
CAS pulse width	tCAS	18	10K	20	10K	25	10K	25	10K	ns	
RAS hold time	tRSH	18		20		25		25		ns	
CAS hold time	tCSH	55		65		75		85		ns	
Column address to RAS lead time	tRAL	30		35		40		45		ns	
CAS to W delay time	tCWD	18		20		25		25		ns	7
RAS to W delay time	tRWD	55		65		75		85		ns	7
Column address to W delay time	tAWD	30		35		40		45		ns	7
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast page mode read-modify-write cycle time	tPRWC	58		65		75		80		ns	
RAS pulse width (Fast page cycle)	tRAS _P	55	200K	65	200K	75	200K	85	200K	ns	
Access time from CAS precharge	tCPA		35		40		45		50	ns	3

Note) *1 : 5V only

2

NOTES

1. An initial pause of 200 μ s is required after power up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If $t_{RCD}(\max)$ is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{OFF}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. 1024cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.(3.3V L-ver.)
15. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD}(\max)$.

4M x 1 Bit CMOS Dynamic RAM with Static Column Mode

DESCRIPTION

This is a family of 4,194,304 x 1 bit Static Column Mode CMOS DRAMs. Static Column Mode offers high speed random or sequential access of memory cells within the same row. Access time(-5, -6, -7 or -8) and package type (SOJ, ZIP, TSOP-II) are optional features of this family.

All of this family have CS-before-RAS Refresh, RAS-only refresh and Hidden Refresh capabilities.

This 4Mx1 Static Column Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width and high reliability. It may be used as main memory for main frames, mini computers and high performance microprocessor systems.



FEATURES

- Part Identification
- KM41C4002C

- Active Power Dissipation

Unit : mW

Speed	Active power dissipation
-5	470
-6	415
-7	360
-8	305

- Static Column Mode operation
- CS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- Common I/O using Early Write
- JEDEC Standard pinout
- Available in Plastic SOJ, ZIP, TSOP(II) packages
- Single +5V±10% power supply


- Refresh cycles

	Vcc	Refresh cycle	Refresh Period
C4002C	5V	1K	16ms

- Performance range:

Speed	tRAC	tCAC	tRC	tSC
-5	50ns	13ns	90ns	30ns
-6	60ns	15ns	110ns	35ns
-7	70ns	20ns	130ns	40ns
-8	80ns	20ns	150ns	45ns

FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.




PIN CONFIGURATION (Top Views)


• KM41C4002CJ




• KM41C4002CZ



• KM41C4002CT



• KM41C4002CTR



Pin Name	Pin Function
A0 - A10	Address Inputs
D	Data In
Q	Data Out
Vss	Ground
RAS	Row Address Strobe
CS	Chip select input
W	Read/Write Input
N.C	No Connection
Vcc	Power(+5.0V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage temperature	T _{stg}	-55 to +150	°C
Power dissipation	P _D	600	mW
Short circuit output current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input low voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}

*2 : -2.0V/20ns(5V), Pulse width is measured at V_{SS}

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input leakage current (Any input 0≤V _{IN} ≤V _{CC} +0.5V all other pins not under test=0 volts.)	I _{I(L)}	-5	5	μA
Output leakage current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	μA
Output high voltage level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output low voltage level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max	Units
			KM41C4002C	
I _{CC1}	Don't care	-5	85	mA
		-6	75	
		-7	65	
		-8	55	
I _{CC2}	Normal	Don't care	2	mA
I _{CC3}	Don't care	-5	85	mA
		-6	75	
		-7	65	
		-8	55	
I _{CC4}	Don't care	-5	65	mA
		-6	55	
		-7	45	
		-8	35	
I _{CC5}	Normal	Don't care	1	mA
I _{CC6}	Don't care	-5	85	mA
		-6	75	
		-7	65	
		-8	55	

I_{CC1} *: Operating current (\overline{RAS} and \overline{CS} cycling @t_{RC}=min.)

I_{CC2} : Standby current ($\overline{RAS}=\overline{CS}=\overline{W}=V_{IH}$)

I_{CC3} *: \overline{RAS} -only refresh current ($\overline{CS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4} *: Static column Mode current ($\overline{RAS}=V_{IL}$, \overline{CS} , Address cycling @t_{SC}=min.)

I_{CC5} : Standby current ($\overline{RAS}=\overline{CS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6} *: \overline{CS} -before- \overline{RAS} refresh current (\overline{RAS} and \overline{CS} cycling @t_{RC}=min.)

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once during a Static Column mode cycle time t_{SC}.

CAPACITANCE($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [D]	C_{IN1}	-	5	pF
Input capacitance [A0 - A10]	C_{IN2}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CS}}$, W]	C_{IN3}	-	7	pF
Output Capacitance [Q]	C_{OQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $V_{CC}=5.0\text{V} \pm 10\%$, See note 1,2)

Test condition : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{ih}/V_{il}=2.4/0.8\text{V}$, $V_{oh}/V_{ol}=2.4/0.4\text{V}$

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		150		ns	
Read-modify-write cycle time	tRWC	108		130		150		170		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CS}}$	tCAC		13		15		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,10
Access time from last write	tALW		50		55		65		75	ns	3
$\overline{\text{CS}}$ to output in Low-Z	tCLZ	0		0		0		0		ns	6
Output buffer turn-off delay from $\overline{\text{CS}}$	tOFF	0	13	0	15	0	20	0	20	ns	2
Transition time (rise and fall)	tT	3	50	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ precharge time	tRP	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	13		15		20		20		ns	
$\overline{\text{CS}}$ hold time	tCSH	50		60		70		80		ns	
$\overline{\text{CS}}$ pulse width	tCS	13	10K	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	40		45		55		60		ns	13
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CS}}$	tRCH	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		0		ns	8
Write command hold time	tWCH	10		15		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	40		45		55		60		ns	13
Write command pulse width	tWP	10		15		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		20		ns	
Write command to $\overline{\text{CS}}$ lead time	tCWL	13		15		20		20		ns	
Data set-up time	tDS	0		0		0		0		ns	9



AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, See note 1, 2)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data hold time	t _{DH}	10		10		15		15		ns	9
Data hold time referenced to RAS	t _{DHR}	40		45		55		60		ns	12
Refresh period(1024cycles)	t _{REF}		16		16		16		16	ms	
Write command set-up time	t _{WCS}	0		0		0		0		ns	7
CS to W delay time	t _{CWD}	13		15		15		15		ns	7
RAS to W delay time	t _{RWD}	50		60		70		80		ns	7
Column address to W delay time	t _{AWD}	25		30		35		40		ns	7
CAS precharge to W delay time	t _{CPWD}	30		35		40		45		ns	
CS set-up time (CS-before-RAS refresh)	t _{CSR}	10		10		10		10		ns	
CS hold time (CS-before-RAS refresh)	t _{CHR}	10		10		10		10		ns	
RAS to CS precharge time	t _{RPC}	5		5		5		5		ns	
CS precharge time(C-B-R counter test cycle)	t _{CPT}	20		20		25		30		ns	
Static Column mode cycle time	t _{SC}	30		35		40		45		ns	
Static Column mode read-modify-write cycle time	t _{SRWC}	53		65		75		85	75	ns	
Access time from last write	t _{ALW}		50		55		65			ns	3,11
Output data hold time from column address	t _{AOH}	5		5		5		5	55	ns	
Output data enable time from W	t _{OEW}		35		40		45			ns	
Output data hold time from W	t _{WOH}	0		0		0		0		ns	
CS precharge time (Static Column cycle)	t _{CP}	10		10		10		10	100K	ns	
RAS pulse width (Static Column cycle)	t _{RASC}	50	100K	60	100K	70	100K	80	10K	ns	
CS pulth width (Static Column cycle)	t _{CSC}	13	10K	15	10K	20	10K	20		ns	
Column address hold time referenced to RAS rising	t _{AH}	5		5		5		5	40	ns	
Last write to column address delay time	t _{LWAD}	20	25	20	30	25	35	25		ns	11
Last write to column address hold time	t _{AHLW}	50		55		65		75		ns	
Write command inactive time	t _{WI}	10		10		10		10		ns	
Write command set-up time(Test mode in)	t _{WTS}	10		10		10		10		ns	
Write command hold time(Test mode in)	t _{WTH}	10		10		10		10		ns	
W to RAS precharge time(C-B-R refresh)	t _{WRP}	10		10		10		10		ns	
W to RAS hold time(C-B-R refresh)	t _{WRH}	10		10		10		10		ns	

TEST MODE CYCLE

(Note. 12)

Parameter	Symbol	-5		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	113		135		155		175		ns	
Access time from RAS	tRAC		55		65		75		85	ns	3,4,10
Access time from CS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,10
RAS pulse width	tRAS	55	10K	65	10K	75	10K	85	10K	ns	
CS pulse width	tCS	18	10K	20	10K	25	10K	25	10K	ns	
RAS hold time	tRSH	18		20		25		25		ns	
CS hold time	tCSH	55		65		75		85		ns	
Column address to RAS lead time	tRAL	30		35		40		45		ns	
CS to W delay time	tCWD	18		20		20		20		ns	7
RAS to W delay time	tRWD	55		65		75		85		ns	7
Column address to W delay time	tAWD	30		35		40		45		ns	7
Static Column mode cycle time	tSC	35		40		45		50		ns	
Static Column mode read-modify-write cycle time	tSRWC	58		70		80		90		ns	
RAS pulse width (Static Column cycle)	tRASC	55	100K	65	100K	75	100K	85	100K	ns	
Access time form last write	tALW		55		65		75		85	ns	3,11
CS pulse width(static column cycle)	tCSC	18	100K	20	100K	25	100K	25	100K	ns	

2

NOTES

1. An initial pause of 200 μ s is required after power up followed by any 8 $\overline{\text{C}}\text{BR}$ or $\overline{\text{R}}\text{OR}$ cycles before proper device operation is achieved.
2. $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only. If $t_{\text{RCD}}(\text{max})$ is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{\text{C}}\text{S}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-modify-write cycles.
10. Operation within the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RAD}}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled by t_{AA} .
11. Operation within the $t_{\text{LWAD}}(\text{max})$ limit insures that $t_{\text{ALW}}(\text{max})$ can be met. $t_{\text{LWAD}}(\text{max})$ is specified as a reference point only. If t_{LWAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled by t_{AA} .
12. These specifications are applied in the test mode.
13. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{\text{RAD}}(\text{max})$.

1M x 4 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 1,048,576 x 4 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), access time(-5, -6, -7 or -8), power consumption (Normal or Low power), and package type (SOJ, DIP, ZIP or TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Further more, self-refresh operation is available in 3.3V Low power version.

This 1Mx4 Fast Page Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory for main frames and mini computers, personal computer and high performance microprocessor systems.



FEATURES

- Part Identification
 - KM44C1000C/CL(5V)
 - KM44V1000C/CL(3.3V)

- Active Power Dissipation Unit : mW

Speed	3.3V	5V
-5	-	470
-6	220	415
-7	200	360
-8	180	305

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- Self-refresh capability (3.3V,L-ver only)
- Fast parallel test mode capability
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ, ZIP, DIP, TSOP(II) packages
- Single +5V±10% power supply(5V product)
- Single +3.3V±0.3V power supply(3.3V product)


- Refresh cycles

	Vcc	Refresh cycle	Refresh time	
			Normal	L
C1000C	5V	1K	16ms	128ms
V1000C	3.3V			

- Performance range:

Speed	tRAC	tCAC	tRC	tPC	Remark
-5	50ns	13ns	90ns	35ns	5V Only
-6	60ns	15ns	110ns	40ns	5V/3.3V
-7	70ns	20ns	130ns	45ns	5V/3.3V
-8	80ns	20ns	150ns	50ns	5V/3.3V


FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)


• KM44C/V1000CP




• KM44C/V1000CJ




• KM44C/V1000CZ



• KM44C/V1000CT



• KM44C/V1000CTR



Pin Name	Pin Function
A0 - A9	Address Inputs
DQ0 -3	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
Vcc	Power(+5.0V)
	Power(+3.3V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1 to +7.0	V
Storage temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power dissipation	P _D	600	600	mW
Short circuit output current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input high voltage	V _{IH}	2.0	-	V _{CC} +0.3 ^{*1}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input low voltage	V _{IL}	-0.3 ^{*2}	-	0.8	-1.0 ^{*2}	-	0.8	V

*1: V_{CC}+1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}

*2: -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V_{SS}

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input leakage current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.3V, all other pins not under test=0 volts.)	I _{I(L)}	-5	5	μA
	Output leakage current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	-5	5	μA
	Output high voltage level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output low voltage level(I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input leakage current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.5V all other pins not under test=0 volts.)	I _{I(L)}	-5	5	μA
	Output leakage current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	-5	5	μA
	Output high voltage level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output low voltage level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max		Units
			KM44V1000C	KM44C1000C	
I _{CC1}	Don't care	-5	-	85	mA
		-6	60	75	
		-7	55	65	
		-8	50	55	
I _{CC2}	Don't care	Don't care	1	2	mA
I _{CC3}	Don't care	-5	-	85	mA
		-6	60	75	
		-7	55	65	
		-8	50	55	
I _{CC4}	Don't care	-5	-	65	mA
		-6	45	55	
		-7	40	45	
		-8	35	35	
I _{CC5}	Normal L	Don't care	0.5	1	mA
			100	200	
I _{CC6}	Don't care	-5	-	85	mA
		-6	60	75	
		-7	55	65	
		-8	50	55	
I _{CC7}	L	Don't care	200	300	μA
I _{CC8}	L	Don't care	150	-	μA

I_{CC1} *: Operating current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC2} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3} *: \overline{RAS} -only refresh current ($\overline{CAS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4} *: Fast Page Mode current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @t_{PC}=min.)

I_{CC5} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6} *: \overline{CAS} -before- \overline{RAS} refresh current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})=V_{CC}-0.2V, Input low voltage(V_{IL})=0.2V, $\overline{CAS}=0.2V$

DQ₀₋₃ = Don't care, T_{RC}= 125μs(L-ver) , T_{RAS}=T_{RASmin}-300 ns

I_{CC8} : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$, $\overline{W}=\overline{OE}=A0 \sim A9= V_{CC}-0.2V$ or 0.2V,

DQ₀ ~ DQ₃= V_{CC}-0.2V, 0.2V or OPEN

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3} and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one fast page mode cycle time t_{PC}.

CAPACITANCE($T_A=25^{\circ}\text{C}$, $V_{CC}=5\text{V}$ or 3.3V , $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A9]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output capacitance [DQ0 - DQ3]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, See note 1,2)

Test condition(5V device) : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{in}/V_{ii}=2.4/0.8\text{V}$, $V_{oh}/V_{ol}=2.4/0.4\text{V}$

Test condition(3.3V device) : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{in}/V_{ii}=2.0/0.8\text{V}$, $V_{oh}/V_{ol}=2.0/0.8\text{V}$

Parameter	Symbol	- 5 ^{*1}		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90		110		130		150		ns	
Read-modify-write cycle time	t _{RWC}	133		155		185		205		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t _{CAC}		13		15		20		20	ns	3,4,5
Access time from column address	t _{AA}		25		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	t _{CLZ}	0		0		0		0		ns	3
Output buffer turn-off delay	t _{OFF}	0	13	0	15	0	20	0	20	ns	6
Transition time (rise and fall)	t _T	3	50	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t _{RP}	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	13		15		20		20		ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	50		60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	13	10K	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	20	37	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5		5		5		5		ns	
Row address set-up time	t _{ASR}	0		0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		10		ns	
Column address set-up time	t _{ASC}	0		0		0		0		ns	
Column address hold time	t _{CAH}	10		10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t _{AR}	40		45		55		60		ns	15
Column address to $\overline{\text{RAS}}$ lead time	t _{BAL}	25		30		35		40		ns	
Read command set-up time	t _{RCS}	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		0		ns	
Write command hold time	t _{WCH}	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t _{WCR}	40		45		55		60		ns	15
Write command pulse width	t _{WP}	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead tim	t _{RWL}	15		15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	13		15		20		20		ns	

Note) *1 : 5V only



AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, See note 2)

Parameter	Symbol	- 5 ^{**1}		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		0		ns	9
Data hold time	tDH	10		10		15		15		ns	9
Data hold time referenced to RAS	tDHR	40		45		55		60		ns	15
Refresh period(Normal)	tREF		16		16		16		16	ms	
Refresh period(L-ver)	tREF		128		128		128	0	128	ms	
Write command set-up time	tWCS	0		0		0		50		ns	7
CAS to W delay time	tCWD	36		40		50		110		ns	7
RAS to W delay time	tRWD	73		85		100		70		ns	7
Column address to W delay time	tAWD	48		55		65		75		ns	7
CAS precharge to W delay time	tCPWD	53		60		70		10		ns	
CAS set-up time (CAS-before-RAS refresh)	tCSR	10		10		10		15		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		15		5		ns	
RAS to CAS precharge time	tRPC	5		5		5		30		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		20		25				ns	
Access time from CAS precharge	tCPA		30		35		40	50	45	ns	3
Fast Page mode cycle time	tPC	35		40		45		105		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		10		ns	
CAS precharge time (Fast page cycle)	tCP	10		10		10		80		ns	
RAS pulse width (Fast page cycle)	tRASP	50	200K	60	200K	70	200K	45	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40				ns	
OE access time	tOEA		13		15		20	20	20	ns	
OE to data delay	tOED	13		15		20		0		ns	
Out put buffer turn off delay time from OE	tOEZ	0	13	0	15	0	20	20	20	ns	
OE command hold time	tOEH	13		15		20		10		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		10		ns	
Write command hold time(Test mode in)	tWTH	10		10		10		10		ns	
W to RAS precharge time(C-B-R refresh)	tWRP	10		10		10		10		ns	
W to RAS hold time(C-B-R refresh)	tWRH	10		10		10		100		ns	
RAS pulse width(C-B-R self refresh)	tRASS	100		100		100		150		us	14
RAS precharge time (C-B-R self refresh)	tRPS	90		110		130		-50		ns	14
CAS hold time (C-B-R self refresh)	tCHS	-50		-50		-50				ns	14

Note) *1 : 5V only

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5 ^{*1}		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	138		160		190		210		ns	
Access time from RAS	tRAC		55		65		75		85	ns	3,4,10
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,10
RAS pulse width	tRAS	55	10K	65	10K	75	10K	85	10K	ns	
CAS pulse width	tCAS	18	10K	20	10K	25	10K	25	10K	ns	
RAS hold time	tRSH	18		20		25		25		ns	
CAS hold time	tCSH	55		65		75		85		ns	
Column address to RAS lead time	tRAL	30		35		40		45		ns	
CAS to \bar{W} delay time	tCWD	41		45		55		55		ns	7
RAS to \bar{W} delay time	tRWD	78		90		105		115		ns	7
Column address to \bar{W} delay time	tAWD	53		60		70		75		ns	7
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast page mode read-modify-write cycle time	tPRWC	81		90		105		110		ns	
RAS pulse width (Fast page cycle)	tRASP	55	200K	65	200K	75	200K	85	200K	ns	
Access time form CAS precharge	tCPA		35		40		45		50	ns	3
OE access time	tOEA		20		20		25		25	ns	
OE to data delay	tOED	18		20		25		25		ns	
OE command hold time	tOEH	18		20		25		25		ns	

Note) *1 : 5V only

2

NOTES

1. An initial pause of 200 μ s is required after power up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If $t_{RCD}(\max)$ is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. 1024cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.(3.3V L-ver.)
15. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD}(\max)$.

1M x 4 Bit CMOS Dynamic RAM with Static Column Mode

DESCRIPTION

This is a family of 1,048,576 x 4 bit Static Column Mode CMOS DRAMs. Static Column Mode offers high speed random or sequential access of memory cells within the same row. Access time(-5, -6, -7 or -8) and package type (SOJ, DIP, ZIP or TSOP-II) are optional features of this family.

All of this family have CS-before-RAS Refresh, RAS-only refresh and Hidden Refresh capabilities.

This 1Mx4 Static Column Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width and high reliability. It may be used as main memory for main frames and mini computers and high performance microprocessor systems.



FEATURES

- Part Identification
- KM44C1002C

- Active Power Dissipation

Unit : mW

Speed	Active power dissipation
-5	470
-6	415
-7	360
-8	305

- Static Column Mode operation
- \overline{CS} -before- \overline{RAS} refresh capability
- RAS-only and Hidden refresh capability
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- Early Write or Output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ, ZIP, DIP, TSOP(II) packages
- Single +5V±10% power supply


- Refresh cycles

	Vcc	Refresh cycle	Refresh Period
C1002C	5V	1K	16ms

- Performance range:

Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{SC}
-5	50ns	13ns	90ns	30ns
-6	60ns	15ns	110ns	35ns
-7	70ns	20ns	130ns	40ns
-8	80ns	20ns	150ns	45ns

FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO. LTD. reserves the right to change products and specifications without notice.




PIN CONFIGURATION (Top Views)


• KM44C1002CP




• KM44C1002CJ




• KM44C1002CZ



• KM44C1002CT



• KM44C1002CTR



Pin Name	Pin Function
A0 - A9	Address Inputs
W	Read/Write input
RAS	Row Address Strobe
CS	Chip Select Input
DQ0/DQ3	Data In/Out
OE	Data Outputs Enable
Vcc	Power(+5.0V)
Vss	Ground

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage temperature	T _{stg}	-55 to +150	°C
Power dissipation	P _D	600	mW
Short circuit output current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input low voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}

*2 : -2.0V/20ns(5V), Pulse width is measured at V_{SS}

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input leakage current (Any input 0≤V _{IN} ≤V _{CC} +0.5V all other pins not under test=0 volts.)	I _{I(L)}	-5	5	μA
Output leakage current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	μA
Output high voltage level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output low voltage level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max	Units
			KM44C1002C	
Icc1	Don't care	-5	85	mA
		-6	75	mA
		-7	65	mA
		-8	55	mA
Icc2	Normal	Don't care	2	mA
Icc3	Don't care	-5	85	mA
		-6	75	mA
		-7	65	mA
		-8	55	mA
Icc4	Don't care	-5	65	mA
		-6	55	mA
		-7	45	mA
		-8	35	mA
Icc5	Normal	Don't care	1	mA
Icc6	Don't care	-5	85	mA
		-6	75	mA
		-7	65	mA
		-8	55	mA

Icc1 *: Operating current (\overline{RAS} and \overline{CS} cycling @tRC=min.)

Icc2 : Standby current ($\overline{RAS}=\overline{CS}=W=V_{IH}$)

Icc3 *: \overline{RAS} -only refresh current ($\overline{CS}=V_{IH}$, \overline{RAS} , Address cycling @tRC=min.)

Icc4 *: Static Column Mode current ($\overline{RAS}=V_{IL}$, \overline{CS} , Address cycling @tSC=min.)

Icc5 : Standby current ($\overline{RAS}=\overline{CS}=W=V_{CC}-0.2V$)

Icc6 *: \overline{CS} -before- \overline{RAS} refresh current (\overline{RAS} and \overline{CS} cycling @tRC=min.)

* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3 and Icc6, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In Icc4, address can be changed maximum once within one Static Column mode cycle time tSC.

CAPACITANCE($T_A=25^{\circ}\text{C}$, $V_{CC}=5\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A9]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ3]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC}=5.0\text{V} \pm 10\%$, See note 1,2)

Test condition : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{ih}/V_{il}=2.4/0.8\text{V}$, $V_{oh}/V_{ol}=2.4/0.4\text{V}$

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		150		ns	
Read-modify-write cycle time	tRWC	133		155		185		205		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CS}}$	tCAC		13		15		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,10
$\overline{\text{CS}}$ to output in Low-Z	tCLZ	0		0		0		0		ns	6
Output buffer turn-off delay from $\overline{\text{CS}}$	tOFF	0	13	0	15	0	20	0	20	ns	
Transition time (rise and fall)	tT	3	50	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	13		15		20		20		ns	
$\overline{\text{CS}}$ hold time	tCSH	50		60		70		80		ns	
$\overline{\text{CS}}$ pulse width	tCS	13	10K	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	40		45		55		60		ns	13
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CS}}$	tRCH	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		0		ns	8
Write command hold time	tWCH	10		15		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	40		45		55		60		ns	13
Write command pulse width	tWP	10		15		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		20		ns	
Write command to $\overline{\text{CS}}$ lead time	tCWL	13		15		20		20		ns	
Data set-up time	tDS	0		0		0		0		ns	9

2

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, See note 1, 2)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data hold time	tDH	10		15		15		15		ns	9
Data hold time referenced to RAS	tDHR	40		45		55		60		ns	13
Refresh period(1024cycles)	tREF		16		16		16		16	ms	
Write command set-up time	tWCS	0		0		0		0		ns	7
C _S to W delay time	tCWD	36		40		50		50		ns	7
RAS to W delay time	tRWD	73		85		100		110		ns	7
Column address to W delay time	tAWD	48		55		65		70		ns	7
C _S set-up time (C _S -before-RAS refresh)	tCSR	10		10		10		10		ns	
C _S hold time (C _S -before-RAS refresh)	tCHR	10		10		10		10		ns	
RAS to C _S precharge time	tRPC	5		5		5		5		ns	
C _S precharge time(C-B-R counter test cycle)	tCPT	20		20		25		30		ns	
Static Column mode cycle time	tSC	30		35		40		45		ns	
Static Column mode read-modify-write cycle time	tSRWC	80		85		100		110		ns	
Access time from last write	tALW		50		55		65		75	ns	3,11
Output data hold time from column address	tAOH	5		5		5		5		ns	
Output data enable time from W	tOW		35		40		45		55	ns	
C _S precharge time (Static Column cycle)	tCP	10		10		10		10		ns	
RAS pulse width (Static Column cycle)	tRASC	50	100K	60	100K	70	100K	80	100K	ns	
C _S pulth width (Static Column cycle)	tCSC	13	10K	15	10K	20	10K	20	10K	ns	
Column address hold time referenced to RAS rising	tAH	5		5		5		5		ns	
Last write to column address delay time	tLWAD	20	25	20	25	25	35	25	40	ns	11
Last write to column address hold time	tAHLW	50		60		70		80		ns	
Write command inactive time	tWI	10		10		10		10		ns	
OE access time	tOEA		13		15		20		20	ns	
OE to data delay	tOED	13		15		20		20		ns	
Out put buffer turn off delay time from OE	tOEZ	0	13	0	15	0	20	0	20	ns	
OE command hold time	tOEH	13		15		15		15		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		10		ns	
Write command hold time(Test mode in)	tWTH	10		10		10		10		ns	
W to RAS precharge time(C-B-R refresh)	tWRP	10		10		10		10		ns	
W to RAS hold time(C-B-R refresh)	tWRH	10		10		10		10		ns	

TEST MODE CYCLE

(Note. 12)

Parameter	Symbol	-5		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	138		160		190		210		ns	
Access time from RAS	tRAC		55		65		75		85	ns	3,4,10
Access time from CS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,10
RAS pulse width	tRAS	55	10K	65	10K	75	10K	85	10K	ns	
CS pulse width	tCS	18	10K	20	10K	25	10K	25	10K	ns	
RAS hold time	tRSH	18		20		25		25		ns	
CS hold time	tCSH	55		65		75		85		ns	
Column address to RAS lead time	tRAL	30		35		40		45		ns	
CS to W delay time	tCWD	41		45		55		55		ns	7
RAS to W delay time	tRWD	78		90		105		115		ns	7
Column address to W delay time	tAWD	53		60		70		75		ns	7
Static Column mode cycle time	tSC	35		40		45		50		ns	
Static Column mode read-modify-write cycle time	tSRWC	85		90		105		110		ns	
RAS pulse width (Static Column cycle)	tRASC	55	100K	65	100K	75	100K	85	100K	ns	
Access time form last write	tALW		55		60		70		80	ns	3,11
OE access time	tOEA		18		25		25		30	ns	
OE to data delay	tOED	18		20		25		25		ns	
OE command hold time	tOEH	18		20		25		25		ns	

2

NOTES

1. An initial pause of 200 μ s is required after power up followed by any 8 $\overline{\text{CB}}\overline{\text{R}}$ or $\overline{\text{R}}\overline{\text{O}}\overline{\text{R}}$ cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only. If $t_{\text{RCD}}(\text{max})$ is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{\text{CS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-modify-write cycles.
10. Operation within the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RAD}}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled by t_{AA} .
11. Operation within the $t_{\text{LWAD}}(\text{max})$ limit insures that $t_{\text{ALW}}(\text{max})$ can be met. $t_{\text{LWAD}}(\text{max})$ is specified as a reference point only. If t_{LWAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled by t_{AA} .
12. These specifications are applied in the test mode.
13. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{\text{RAD}}(\text{max})$.

1M x 4 Bit CMOS Quad CAS DRAM with Fast Page Mode

DESCRIPTION

This is a family of 1,048,576 x 4 bit Fast Page Mode Quad CAS CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Access time(-5, -6, -7 or -8), power consumption (Normal, Low power) , and package type (SOJ or TSOP-II) are optional features of this family. All of this family have \overline{CAS} -before- \overline{RAS} refresh, \overline{RAS} -only refresh and Hidden refresh capabilities. All inputs and outputs are fully TTL compatible and four separate \overline{CAS} pins provide for separate I/O operation allowing this device to operate in parity mode. This 1Mx4 Fast Page Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



FEATURES

- Part Identification
- KM44C1003C/CL(5V)

- Active Power Dissipation

Unit : mW

Speed	Active power dissipation
-5	470
-6	415
-7	360
-8	305

- Fast Page Mode operation
- Four separate \overline{CAS} pins provide for separate I/O operation
- \overline{CAS} -before- \overline{RAS} refresh capability
- \overline{RAS} -only and Hidden refresh capability
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ, TSOP(II) packages
- Single +5V±10% power supply


- Refresh cycles

Part NO.	Refresh Cycle	Refresh Period	
		Normal	L
C1003C	1K	16ms	128ms

- Performance range:


Speed	tRAC	tCAC	tRC	tPC
-5	50ns	13ns	90ns	35ns
-6	60ns	15ns	110ns	40ns
-7	70ns	20ns	130ns	45ns
-8	80ns	20ns	150ns	50ns

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A0 - A9	Address Inputs
DQ0 - 3	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS0-CAS3	Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
Vcc	Power(+5.0V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage temperature	T _{stg}	-55 to +150	°C
Power dissipation	P _D	600	mW
Short circuit output current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input low voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}

*2 : -2.0V/20ns(5V), Pulse width is measured at V_{SS}

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input leakage current (Any input 0≤V _{IN} ≤V _{CC} +0.5V all other pins not under test=0 volts.)	I _{I(L)}	-5	5	μA
Output leakage current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	μA
Output high voltage level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output low voltage level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max	Units
			KM44C1003C	
I _{CC1}	Don't care	-5	85	mA
		-6	75	mA
		-7	65	mA
		-8	55	mA
I _{CC2}	Normal L	Don't care	2	mA
			1	mA
I _{CC3}	Don't care	-5	85	mA
		-6	75	mA
		-7	65	mA
		-8	55	mA
I _{CC4}	Don't care	-5	65	mA
		-6	55	mA
		-7	45	mA
		-8	35	mA
I _{CC5}	Normal L	Don't care	1	mA
			200	μA
I _{CC6}	Don't care	-5	85	mA
		-6	75	mA
		-7	65	mA
		-8	55	mA
I _{CC7}	L	Don't care	300	μA

I_{CC1} *: Operating current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC2} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3} *: \overline{RAS} -only refresh current ($\overline{CAS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4} *: Fast Page Mode current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @t_{PC}=min.)

I_{CC5} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6} *: \overline{CAS} -before- \overline{RAS} refresh current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})=V_{CC}-0.2V, Input low voltage(V_{IL})=0.2V, $\overline{CAS}=0.2V$

DQ0~3 = Don't care, t_{RC} = 125μs(L-ver), t_{RAS}=t_{RASmin}-300 ns

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one fast page mode cycle time t_{PC}.

CAPACITANCE ($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A9]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS0-CAS3}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output capacitance [DQ0 - DQ3]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 1,2)

Test condition : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8\text{V}$, $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		150		ns	
Read-modify-write cycle time	tRWC	133		155		185		205		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		13		15		20		20	ns	3,4,18
Access time from column address	tAA		25		30		35		40	ns	3,10
CAS to output in Low-Z	tCLZ	0		0		0		0		ns	3,18
Output buffer turn-off delay	tOFF	0	13	0	15	0	20	0	20	ns	6,18
Transition time (rise and fall)	tT	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	30		40		50		60		ns	
RAS pulse width	tRAS	50	10K	60	10K	70	10K	80	10K	ns	
RAS hold time	tRSH	13		15		20		20		ns	16
CAS hold time	tCSH	50		60		70		80		ns	17
CAS pulse width	tCAS	13	10K	15	10K	20	10K	20	10K	ns	23
RAS to CAS delay time	tRCD	20	37	20	45	20	50	20	60	ns	4,16
RAS to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	10
CAS to RAS precharge time	tCRP	5		5		5		5		ns	17
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	16
Column address hold time	tCAH	10		10		15		15		ns	16
Column address hold time referenced to RAS	tAR	40		45		55		60		ns	
Column address to RAS lead time	tRAL	25		30		35		40		ns	26
Read command set-up time	tRCS	0		0		0		0		ns	16
Read command hold time referenced to CAS	tRCH	0		0		0		0		ns	8,17
Read command hold time referenced to RAS	tRRH	0		0		0		0		ns	8
Write command hold time	tWCH	10		10		15		15		ns	24
Write command hold time referenced to RAS	tWCR	40		45		55		60		ns	26
Write command pulse width	tWP	10		10		15		15		ns	
Write command to RAS lead time	tRWL	15		15		20		20		ns	
Write command to CAS lead time	tCWL	13		15		20		20		ns	17

2

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, See note 2)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to RAS	tDHR	40		45		55		60		ns	26
Refresh period(Normal)	tREF		16		16		16		16	ms	
Refresh period(L-ver)	tREF		128		128		128		128	ms	
Write command set-up time	tWCS	0		0		0		0		ns	7,16
CAS to \bar{W} delay time	tCWD	36		40		50		50		ns	7,16
RAS to \bar{W} delay time	tRWD	73		85		100		110		ns	7
Column address to \bar{W} delay time	tAWD	48		55		65		70		ns	7
CAS precharge to \bar{W} delay time	tCPWD	53		60		70		75		ns	
CAS set-up time (CAS-before-RAS refresh)	tCSR	10		10		10		10		ns	16
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		15		15		ns	17
RAS to CAS precharge time	tRPC	5		5		5		5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		20		30		30		ns	
Access time from CAS precharge	tCPA		30		35		40		45	ns	3,18
Fast Page mode cycle time	tPC	35		40		45		50		ns	19
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		105		ns	19
CAS precharge time (Fast page cycle)	tCP	10		10		10		10		ns	20
RAS pulse width (Fast page cycle)	tRASP	50	200K	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
OE access time	tOEA		13		15		20		20	ns	21
OE to data delay	tOED	13		15		20		20		ns	21
CAS precharge to \bar{W} delay time	tCPWD	53		60		70		75		ns	
Out put buffer turn off delay time from OE	tOEZ	0	13	0	15	0	20	0	20	ns	
OE command hold time	tOEH	13		15		20		20		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		10		ns	
Write command hold time(Test mode in)	tWTH	10		10		10		10		ns	
\bar{W} to RAS precharge time(C-B-R refresh)	tWRP	10		10		10		10		ns	
\bar{W} to RAS hold time(C-B-R refresh)	tWRH	5		5		5		5		ns	
Hold time CAS low to CAS high	tCLCH	5		5		5		5		ns	14,25

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	95		115		135		155		ns	
Read-modify-write cycle time	t _{RWC}	138		160		190		210		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		60		65		75		85	ns	3,4,10,12
Access time from $\overline{\text{CAS}}$	t _{CAC}		18		20		25		25	ns	3,4,5,12
Access time from column address	t _{AA}		30		35		40		45	ns	3,10,12
$\overline{\text{RAS}}$ pulse width	t _{RAS}	55	10K	65	10K	75	10K	85	10K	ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	18	10K	20	10K	25	10K	25	10K	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	18		20		25		25		ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	55		65		75		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	30		35		40		45		ns	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	t _{CWD}	41		45		55		55		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t _{RWD}	78		90		105		115		ns	7
Column address to $\overline{\text{W}}$ delay time	t _{AWD}	53		60		70		75		ns	7
Fast Page mode cycle time	t _{PC}	40		45		50		55		ns	
Fast page mode read-modify-write cycle time	t _{PRWC}	81		90		105		110		ns	
$\overline{\text{RAS}}$ pulse width (Fast page cycle)	t _{RASP}	55	200K	65	200K	75	200K	85	200K	ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}		35		40		45		50	ns	3
$\overline{\text{OE}}$ access time	t _{OE}		20		20		25		25	ns	
$\overline{\text{OE}}$ to data delay	t _{OE}	18		20		25		25		ns	
$\overline{\text{OE}}$ command hold time	t _{OE}	18		20		25		25		ns	

2

NOTES

1. An initial pause of 200 μ s is required after power up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD(max) is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
5. Assumes that tRCD \geq tRCD(max).
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
7. tWCS, tRWD, tCWD and tAWD are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If tWCS \geq tWCS(min), the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tCWD \geq tCWD(min), tRWD \geq tRWD(min) and tAWD \geq tAWD(min), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either tRCH or tRRH must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. tOFF(max) and tOEZ(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. In order to hold the address latched by the first \overline{CASx} going low, the parameter tCLCH must be met.
15. If at least one \overline{CAS} is low at the falling edge of \overline{RAS} , DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, all four \overline{CAS} must be pulsed high for tCP.
16. The first \overline{CASx} edge to transition low.
17. The last \overline{CASx} edge to transition low.
18. Output parameter is referenced to corresponding \overline{CASx} input.
19. Last rising \overline{CASx} edge to next cycle's last rising \overline{CASx} edge.
20. Last rising \overline{CASx} edge to first falling \overline{CASx} edge.
21. First DQx controlled by the first \overline{CASx} to go low.
22. Last DQx controlled by the first \overline{CASx} to go low.
23. Each \overline{CASx} must meet minimum pulse width.
24. Last \overline{CASx} to go low.
25. The last falling \overline{CASx} edge to the first rising \overline{CASx} edge
26. tAR, tWCR, tDHR are referenced to tRAD(max).

1M x 4 Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 1,048,576 x 4 bit Extended Data Out CMOS DRAMs. Extended Data Out offers high speed random access of memory cells within the same row. Power supply voltage(+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family.

All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities.

This 1Mx4 Extended Data Out DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as main memory unit for microcomputer, personal computer and portable machines.



FEATURES

- Part Identification
 - KM44C1004C/CL (5V)
 - KM44V1004C/CL (3.3V)

- Active Power Dissipation

Unit : mW

Speed	3.3V	5V
-5	-	468
-6	220	413
-7	200	358
-8	180	303

- Extended Data Out operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (3.3V,L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ ,DIP ,ZIP and TSOP(II) packages
- Single +5V±10% power supply (5V product)
- Single +3.3V±0.3V power supply (3.3V product)


- Refresh cycles

	Vcc	Refresh cycle	Refresh Period	
			Normal	L
C1004C	5V	1K	16ms	128ms
V1004C	3.3V			

- Performance range:

Speed	tRAC	tCAC	tRC	tPC	Remark
-5	50ns	15ns	90ns	35ns	5V Only
-6	60ns	15ns	110ns	40ns	5V/3.3V
-7	70ns	20ns	130ns	45ns	5V/3.3V
-8	80ns	20ns	150ns	50ns	5V/3.3V


FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO. LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)


• KM44C/V1004CP




• KM44C/V1004CJ




• KM44C/V1004CZ



• KM44C/V1004CT



• KM44C/V1004CTR



Pin Name	Pin Function
A0 - A9	Address Inputs
DQ0 -3	Data In/Out
Vss	Ground
RAS	Row Address Strobe
$\bar{C}AS$	Column Address Strobe
\bar{W}	Read/Write Input
$\bar{O}E$	Data Outputs Enable
Vcc	Power(+5.0V)
	Power(+3.3V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1.0 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1.0 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	600	600	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3 ¹	2.4	-	V _{CC} +1.0 ¹	V
Input Low Voltage	V _{IL}	-0.3 ²	-	0.8	-1.0 ²	-	0.8	V

*1 : V_{CC}+1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}

*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V_{SS}

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.3V, all other pins not under test=0V)	I _{I(L)}	-5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	μA
	Output High Voltage Level (I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level (I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.5V, (Any input 0≤V _{IN} ≤V _{CC} +0.5V, all other pins not under test=0V)	I _{I(L)}	-5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	μA
	Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max		Units
			KM44V1004C	KM44C1004C	
I _{CC1}	Don't care	-5	-	85	mA
		-6	60	75	
		-7	55	65	
		-8	50	55	
I _{CC2}	Don't care	Don't care	1	2	mA
I _{CC3}	Don't care	-5	-	85	mA
		-6	60	75	
		-7	55	65	
		-8	50	55	
I _{CC4}	Don't care	-5	-	85	mA
		-6	60	75	
		-7	55	65	
		-8	50	55	
I _{CC5}	Normal L	Don't care	0.5 100	1 200	mA μA
I _{CC6}	Don't care	-5	-	85	mA
		-6	60	75	
		-7	55	65	
		-8	50	55	
I _{CC7}	L	Don't care	200	300	μA
I _{CC8}	L	Don't care	150	-	μA

I_{CC1}* : Operating current (\overline{RAS} , \overline{CAS} , Address cycling @t_{RC}=min.)

I_{CC2} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3}* : \overline{RAS} -only refresh current ($\overline{CAS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4}* : EDO Mode current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @t_{PC}=min.)

I_{CC5} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : \overline{CAS} -before- \overline{RAS} Refresh current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, $\overline{CAS}=0.2V$

DQ0~3 = Don't care, T_{RC}=125μs, T_{RAS}=T_{RAS min}~300 ns

I_{CC8} : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$, $\overline{W}=\overline{OE}=A0 \sim A9 = V_{CC}-0.2V$ or $0.2V$,

DQ0 ~ DQ3= $V_{CC}-0.2V$, $0.2V$ or open

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3} and I_{CC6}, address can be changed maximum two times while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one hyper page cycle.

CAPACITANCE (TA=25°C, Vcc=5V or 3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 ~ A9]	CIN1	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	CIN2	-	7	pF
Output Capacitance [DQ0 ~ DQ3]	CDO	-	7	pF

AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, See note 1,2)

Test condition (5V device) : Vcc=5.0V±10%, Vih/Vil=2.4/0.8V, Voh/Vol=2.0/0.8V

Test condition (3.3V device) : Vcc=3.3V±0.3V, Vih/Vil=2.0/0.8V, Voh/Vol=2.0/0.8V

Parameter	Symbol	- 5 ⁻¹		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	84		104		124		144		ns	
Read-modify-write cycle time	tRWC	116		140		165		190		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		13		15		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	3		3		3		3		ns	3
Output buffer turn-off delay from $\overline{\text{CAS}}$	tCEZ	3	13	3	15	3	20	3	20	ns	7,13
Transition time (rise and fall)	tT	2	50	2	50	2	50	2	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	13		15		20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	40		50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	8	10K	10	10K	15	10K	20	10K	ns	11
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	33	20	43	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	8		10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	35		42		52		57		ns	17
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		0		ns	8
Write command hold time	tWCH	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	37		42		52		57		ns	17
Write command pulse width	tWP	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	13		15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	8		10		15		20		ns	

Note) *1 : 5V only



AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, See note 1,2)

Parameter	Symbol	- 5 ^{*1}		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		0		ns	9
Data hold time	tDH	8		10		15		15		ns	9
Data hold time referenced to RAS	tDHR	35		42		52		57		ns	17
Refresh period(Normal)	tREF		16		16		16		16	ms	
Refresh period(L-ver)	tREF		128		128		128		128	ms	
Write command set-up time	tWCS	0		0		0		0		ns	7
CAS to W delay time	tCWD	30		34		44		44		ns	7
RAS to W delay time	tRWD	67		79		89		99		ns	7
Column address to W delay time	tAWD	42		49		59		64		ns	7
CAS precharge to W delay time	tCPWD	45		54		64		69		ns	
CAS set-up time (CAS-before-RAS refresh)	tCSR	5		5		5		5		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		15		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		20		25		30		ns	
Access time from CAS precharge	tCPA		28		35		40		45	ns	3
Hyper Page mode cycle time	tHPC	20		25		30		35		ns	15
Hyper Page mode read-modify-write cycle time	tHPRWC	47		56		71		81		ns	
CAS precharge time (Hyper page cycle)	tCP	8		10		10		10		ns	
RAS pulse width (Hyper page cycle)	tRASP	50	200K	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
OE access time	tOEA		13		15		20		20	ns	
OE to data delay	tOED	13		15		20		20		ns	
Out put buffer turn off delay time from OE	tOEZ	3	13	3	15	3	20	3	20	ns	6,13
OE to output in low-Z	tOLZ	3		3		3		3		ns	
OE command hold time	tOEH	13		15		20		20		ns	
Output data hold time	tDOH	5		5		5		5		ns	
Output buffer turn off delay from RAS	tREZ	3	13	3	15	3	20	3	20	ns	6,13
Output buffer turn off delay from W	tWEZ	3	13	3	15	3	20	3	20	ns	6,13
W to data delay	tWED	15		15		20		20		ns	
OE to CAS hold time	tOCH	5		5		5		5		ns	
CAS hold time to OE	tCHO	5		5		5		5		ns	
CE precharge time	tOEP	5		5		5		5		ns	
W pulse width (hyper page cycle)	tWPE	5		5		5		5		ns	
RAS pulse width(C-B-R self refresh)	tRASS	100		100		100		100		μs	16
RAS precharge time (C-B-R self refresh)	tRPS	90		110		130		150		ns	16
CAS hold time (C-B-R self refresh)	tCHS	-50		-50		-50		-50		ns	16

Note) *1 : 5V only

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5 ¹		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	89		109		129		149		ns	
Read-modify-write cycle time	tRWC	121		145		170		195		ns	
Access time from RAS	tRAC		55		65		75		85	ns	3,4,10
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,10
RAS pulse width	tRAS	55	10K	65	10K	75	10K	85	10K	ns	
CAS pulse width	tCAS	13	10K	15	10K	20	10K	25	10K	ns	
RAS hold time	tRSH	18		20		25		25		ns	
CAS hold time	tCSH	45		55		65		75		ns	
Column address to RAS lead time	tRAL	30		35		40		45		ns	
CAS to \bar{W} delay time	tCWD	35		39		49		49		ns	7
RAS to \bar{W} delay time	tRWD	72		84		94		104		ns	7
Column address to \bar{W} delay time	tAWD	47		54		64		69		ns	7
Hyper Page mode cycle time	tHPC	25		30		35		40		ns	15
Hyper page mode read-modify-write cycle time	tPRWC	52		61		76		86		ns	
RAS pulse width (Hyper page cycle)	tRASP	55	200K	65	200K	75	200K	85	200K	ns	
Access time form CAS precharge	tCPA		33		40		45		50	ns	3
\bar{OE} access time	tOEA		18		20		25		25	ns	
\bar{OE} to data delay	tOED	18		20		25		25		ns	
\bar{OE} command hold time	tOEH	18		20		25		25		ns	

Note) *1 : 5V only

2

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF.
4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
5. Assumes that tRCD \geq tRCD(max).
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. tWCS, tRWD, tCWD and tAWD are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If tWCS \geq tWCS(min), the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tCWD \geq tCWD(min), tRWD \geq tRWD(min) and tAWD \geq tAWD(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either tRCH or tRRH must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify write cycles.
10. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. tCEZ(max), tREZ(max), tOEZ(max) and tWEZ(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. If \overline{RAS} goes high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{CAS} high going. If \overline{CAS} goes high before \overline{RAS} high going, the open circuit condition of the output is achieved by \overline{RAS} high going.
15. tASC \geq 6ns, Assume tT=2.0ns.
16. 1024 cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.(3.3V L-Ver.)
17. tAR, tWCR, tDHR are referenced to tRAD(max).

1M x 4 Bit CMOS Dynamic RAM with Fast Page Mode
(Write Per Bit Mode)

DESCRIPTION

This is a family of 1,048,576 x 4 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Access time(-5, -6, -7 or -8) and package type (SOJ, DIP, ZIP, TSOP-II) are optional features of this family.

All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh, $\overline{\text{RAS}}$ -only refresh and Hidden Refresh capabilities.

This 1Mx4 Fast Page Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width and high reliability.

FEATURES

- Part Identification
- KM44C1010C

- Active Power Dissipation

Unit : mW

Speed	Active power dissipation
-5	470
-6	415
-7	360
-8	305

- Fast Page Mode operation
- Write Per Bit Mode Capability
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- Early Write or Output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ, ZIP, DIP, TSOP(II) packages
- Single +5V±10% power supply


- Refresh cycles

	Vcc	Refresh cycle	Refresh time
C1010C	5V	1K	16ms

- Performance range:

Speed	tRAC	tCAC	tRC	tPC
-5	50ns	13ns	90ns	35ns
-6	60ns	15ns	110ns	40ns
-7	70ns	20ns	130ns	45ns
-8	80ns	20ns	150ns	50ns


FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)


• KM44C1010CP




• KM44C1010CJ




• KM44C1010CZ



• KM44C1010CT



• KM44C1010CTR



Pin Name	Pin Function
A0 - A9	Address Inputs
WB/W	Write per bit/Read/Write input
RAS	Row Address Strobe
CAS	Column Address Strobe
W0/DQ0 ~W3/DQ3	Write select/Data In/Out
OE	Data Outputs Enable
Vcc	Power(+5.0V)
Vss	Ground

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage temperature	T _{stg}	-55 to +150	°C
Power dissipation	P _D	600	mW
Short circuit output current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input low voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}

*2 : -2.0V/20ns(5V), Pulse width is measured at V_{SS}

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input leakage current (Any input 0≤V _{IN} ≤V _{CC} +0.5V all other pins not under test=0 volts.)	I _{I(L)}	-5	5	μA
Output leakage current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	μA
Output high voltage level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output low voltage level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Symbol	Speed	Max	Units
		KM44C1010C	
I _{CC1}	-5	85	mA
	-6	75	mA
	-7	65	mA
	-8	55	mA
I _{CC2}	Don't care	2	mA
I _{CC3}	-5	85	mA
	-6	75	mA
	-7	65	mA
	-8	55	mA
I _{CC4}	-5	65	mA
	-6	55	mA
	-7	45	mA
	-8	35	mA
I _{CC5}	Don't care	1	mA
I _{CC6}	-5	85	mA
	-6	75	mA
	-7	65	mA
	-8	55	mA

I_{CC1}* : Operating current (\overline{RAS} and \overline{CAS} cycling @ t_{RC}=min.)I_{CC2} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)I_{CC3}* : \overline{RAS} -only refresh current ($\overline{CAS}=V_{IH}$, \overline{RAS} , Address cycling @ t_{RC}=min.)I_{CC4}* : Fast Page Mode current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @ t_{PC}=min.)I_{CC5} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)I_{CC6}* : \overline{CAS} -before- \overline{RAS} refresh current (\overline{RAS} and \overline{CAS} cycling @ t_{RC}=min.)

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3} and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one fast page mode cycle time t_{PC}.

CAPACITANCE($T_A=25^{\circ}\text{C}$, $V_{CC}=5\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A9]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ3]	C_{DO}	-	7	pF

AC CHARACTERISTICS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC}=5.0\text{V} \pm 10\%$, See note 1,2)

Test condition : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{in}/V_{it}=2.4/0.8\text{V}$, $V_{oh}/V_{ol}=2.4/0.4\text{V}$

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		150		ns	
Read-modify-write cycle time	tRWC	133		155		185		205		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		13		15		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	13	0	15	0	20	0	20	ns	6
Transition time (rise and fall)	tT	3	50	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	13		15		20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	50		60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	13	10K	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	40		45		55		60		ns	12
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		0		ns	8
Write command hold time	tWCH	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	40		45		55		60		ns	12
Write command pulse width	tWP	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	13		15		20		20		ns	

2

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, See note 1, 2)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		0		ns	9
Data hold time	tDH	10		10		15		15		ns	9
Data hold time referenced to RAS	tDHR	40		45		55		60		ns	12
Refresh period	tREF		16		16		16		16	ms	
Write command set-up time	tWCS	0		0		0		0		ns	7
CAS to W delay time	tCWD	36		40		50		50		ns	7
RAS to W delay time	tRWD	73		85		100		110		ns	7
Column address to W delay time	tAWD	48		55		65		70		ns	7
CAS set-up time (CAS-before-RAS refresh)	tCSR	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		15		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		20		25		30		ns	
Access time from CAS precharge	tCPA		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		105		ns	
CAS precharge time (Fast page cycle)	tCP	10		10		10		10		ns	
RAS pulse width (Fast page cycle)	tRASP	50	200K	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
OE access time	tOEA		13		15		20		20	ns	
OE to data delay	tOED	13		15		20		20		ns	
CAS precharge to W delay time	tCPWD	53		60		70		75		ns	
Out put buffer turn off delay time from OE	tOEZ	0	13	0	15	0	20	0	20	ns	
OE command hold time	tOEH	13		15		20		20		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		10		ns	
Write command hold time(Test mode in),	tWTH	10		10		10		10		ns	
W to RAS precharge time(C-B-R refresh)	tWRP	10		10		10		10		ns	
W to RAS hold time(C-B-R refresh)	tWRH	10		10		10		10		ns	
Write per bit set-up time	tWBS	0		0		0		0		ns	
Write per bit hold time	tWBH	10		10		10		15		ns	
Write per bit selection set-up time	tWDS	0		0		0		0		ns	
Write per bit hold time	tWDH	10		10		10		10		ns	

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	95		115		135		155		ns	
Read-modify-write cycle time	t _{RWC}	138		160		190		210		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		55		65		75		85	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t _{CAC}		18		20		25		25	ns	3,4,5
Access time from column address	t _{AA}		30		35		40		45	ns	3,10
RAS pulse width	t _{RAS}	55	10K	65	10K	75	10K	85	10K	ns	
CAS pulse width	t _{CAS}	18	10K	20	10K	25	10K	25	10K	ns	
RAS hold time	t _{RSH}	18		20		25		25		ns	
CAS hold time	t _{CSH}	55		65		75		85		ns	
Column address to RAS lead time	t _{RAL}	30		35		40		45		ns	
CAS to W delay time	t _{CWD}	41		45		55		55		ns	7
RAS to W delay time	t _{RWD}	78		90		105		115		ns	7
Column address to W delay time	t _{AWD}	53		60		70		75		ns	7
Fast Page mode cycle time	t _{PC}	40		45		50		55		ns	
Fast page mode read-modify-write cycle time	t _{PRWC}	81		85		100		105		ns	
RAS pulse width (Fast page cycle)	t _{RASP}	55	200K	65	200K	75	200K	85	200K	ns	
Access time form $\overline{\text{CAS}}$ precharge	t _{CPA}		35		40		45		50	ns	3
OE access time	t _{OEA}		20		20		25		25	ns	
OE to data delay	t _{OED}	18		20		25		25		ns	
OE command hold time	t _{OEH}	18		20		25		25		ns	

2

NOTES

1. An initial pause of 200 μ s is required after power up followed by any 8 $\overline{\text{RAS}}$ cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only. If $t_{\text{RCD}}(\text{max})$ is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-modify-write cycles.
10. Operation within the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RAD}}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{\text{RAD}}(\text{max})$.

512K x 8 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 524,288 x 8 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage(+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family.

All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in Low power version.

This 512Kx8 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as main memory unit for personal computer and portable machines.

FEATURES

• Part Identification

- KM48C512B/BL (5V, 1K Ref.)
- KM48V512B/BL (3.3V, 1K Ref.)

• Active power dissipation

Unit : mW

Speed	3.3V (1K Ref.)	5V (1K Ref.)
-5	-	470
-6	255	385
-7	235	360
-8	220	330

- Fast Page Mode operation
- Byte Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages
- Dual+5V±10% power supply (5V product)
- Dual +3.3V±0.3V power supply (3.3V product)


• Refresh cycles

Part NO.	Vcc	Refresh cycle	Refresh period	
			Normal	L
C512B	5V	1K	16ms	128ms
V512B	3.3V	1K	16ms	128ms

• Performance range

Speed	tRAC	tCAC	tRC	tPC	Remark
-5	50ns	15ns	90ns	35ns	5V Only
-6	60ns	15ns	110ns	40ns	5V/3.3V
-7	70ns	20ns	130ns	45ns	5V/3.3V
-8	80ns	20ns	150ns	50ns	5V/3.3V


FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

• KM48C/V512BJ




(SOJ)

• KM48C/V512BT



(TSOP(II)-Forward Type)

• KM48C/V512BTR



(TSOP(II)-Reverse Type)

Pin Name	Pin Function	Pin Name	Pin Function
A0 - A9	Address Inputs	W	Read/Write Input
DQ0 -7	Data In/Out	OE	Data Output Enable
Vss	Ground	Vcc	Power (+5V)
RAS	Row Address Strobe		Power (+3.3V)
CAS	Column Address Strobe	N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1.0 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1.0 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	1	1	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.1	-	V _{CC} +0.3 ^{*1}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}.

*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.3V, all other pins not under test=0V)	I _{I(L)}	-5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	μA
	Output High Voltage Level (I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level (I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.5V, (Any input 0≤V _{IN} ≤V _{CC} +0.5V, all other pins not under test=0V)	I _{I(L)}	-5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	μA
	Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max		Units
			KM48V512B	KM48C512B	
I _{CC1}	Don't care	-5	-	85	mA
		-6	70	70	
		-7	65	65	
		-8	60	60	
I _{CC2}	Don't care	Don't care	1	2	mA
I _{CC3}	Don't care	-5	-	85	mA
		-6	70	70	
		-7	65	65	
		-8	60	60	
I _{CC4}	Don't care	-5	-	65	mA
		-6	55	55	
		-7	50	50	
		-8	45	45	
I _{CC5}	Normal L	Don't care	0.5	1	mA
			100	150	
I _{CC6}	Don't care	-5	-	85	mA
		-6	70	70	
		-7	65	65	
		-8	60	60	
I _{CC7}	L	Don't care	200	300	μA
I _{CC8}	L	Don't care	100	200	μA

I_{CC1}* : Operating current (\overline{RAS} , \overline{CAS} , Address cycling @t_{RC}=min.)

I_{CC2} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3}* : \overline{RAS} -only refresh current ($\overline{CAS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4}* : Fast Page Mode current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @t_{PC}=min.)

I_{CC5} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : \overline{CAS} -before- \overline{RAS} Refresh current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})=V_{CC}-0.2V, Input low voltage(V_{IL})=0.2V, $\overline{CAS}=0.2V$

Din = Don't care, t_{RC}=125μs, t_{RAS}=t_{RAS min}~300 ns

I_{CC8} : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$, $\overline{W}=\overline{OE}=A0 \sim A9 = V_{CC}-0.2V$ or 0.2V,

DQ0 ~ DQ7= V_{CC}-0.2V, 0.2V or open

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one fast page mode cycle time, t_{PC}.

CAPACITANCE ($T_A=25^{\circ}\text{C}$, $V_{CC}=5\text{V}$ or 3.3V , $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 ~ A9]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [DQ0~ DQ7]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, See note 1,2)

Test condition (5V device) : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8\text{V}$, $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition (3.3V device): $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{IH}/V_{IL}=2.1/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Parameter	Symbol	- 5(*)		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		150		ns	
Read-modify-write cycle time	tRWC	135		155		185		205		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		15		15		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	15	0	15	0	15	0	15	ns	6
Transition time (rise and fall)	tT	3	50	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	15		15		20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	50		60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	15	10K	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	35	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time (5V)	tCAH	10		10		15		15		ns	
Column address hold time (3.3V)	tCAH	-		15		15		15		ns	
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		0		ns	8
Write command set-up time	tWCS	0		0		0		0		ns	
Write command hold time	tWCH	10		10		10		10		ns	
Write command pulse width	tWP	10		10		10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	15		15		15		20		ns	

(*) : 50ns product : $V_{CC}=5\text{V} \pm 5\%$, Output Loading(C_L)=50pF



AC CHARACTERISTICS (0°C≤T_A≤70°C, See note 1,2)

Parameter	Symbol	- 5(*)		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	t _{DS}	0		0		0		0		ns	9
Data hold time (5V)	t _{DH}	10		10		15		15		ns	9
Data hold time (3.3V)	t _{DH}	-		15		15		15		ns	9
Refresh period (Normal)	t _{REF}		16		16		16		16	ms	
Refresh period (L-ver)	t _{REF}		128		128		128		128	ms	
CAS to \bar{W} delay time	t _{CWD}	40		40		50		50		ns	8
RAS to \bar{W} delay time	t _{RWD}	75		85		95		105		ns	8
Column address to \bar{W} delay time	t _{AWD}	50		55		60		65		ns	8
CAS precharge to \bar{W} delay time	t _{CPWD}	55		60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	t _{CSR}	5		5		5		5		ns	
CAS hold time (CAS-before-RAS refresh)	t _{CHR}	10		10		10		10		ns	
RAS to CAS precharge time	t _{RPC}	5		5		5		5		ns	
CAS precharge time(CBR counter test cycle)	t _{CPT}	20		20		25		30		ns	
Access time from CAS precharge	t _{CPA}		30		35		40		45	ns	3
Fast Page mode cycle time	t _{PC}	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	t _{PRWC}	80		80		95		105		ns	
CAS precharge time (Fast page cycle)	t _{CP}	10		10		10		10		ns	
RAS pulse width (Fast page cycle)	t _{RASP}	50	100K	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	t _{RHCP}	30		35		40		45		ns	
\bar{OE} access time	t _{OEa}		15		15		20		20	ns	
\bar{OE} to data delay	t _{OE_d}	15		15		20		20		ns	
Out put buffer turn off delay time from \bar{OE}	t _{OEZ}	0	15	0	15	0	20	0	20	ns	
\bar{OE} command hold time	t _{OEh}	15		15		20		20		ns	
RAS pulse width (C-B-R self refresh)	t _{RASS}	100		100		100		100		μs	11
RAS precharge time (C-B-R self refresh)	t _{RPS}	90		110		130		150		ns	11
CAS hold time (C-B-R self refresh)	t _{CHS}	-50		-50		-50		-50		ns	11

(*) : 50ns product : V_{cc}=5V±5%, Output Loading(C_L)=50pF

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. 1024 cycle of burst refresh must be executed within 16ms before and after self refresh in order to meet refresh specification (L-version).

512K x 8 Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 524,288 x 8 bit Extended Data Out CMOS DRAMs. Extended Data Out offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family.

All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in Low power version.

This 512Kx8 Extended Data Out DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as main memory unit for personal computer and portable machines.

FEATURES

- Part Identification
 - KM48C514B/BL (5V, 1K Ref.)
 - KM48V514B/BL (3.3V, 1K Ref.)

- Active power dissipation

Unit : mW

Speed	3.3V (1K Ref.)	5V (1K Ref.)
-5	-	470
-6	255	385
-7	235	360
-8	220	-

- Extended Data Out operation
- Byte Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages
- Dual +5V±10% power supply (5V product)
- Dual +3.3V±0.3V power supply (3.3V product)


- Refresh cycles

Part NO.	Vcc	Refresh cycle	Refresh Period	
			Normal	L
C514B	5V	1K	16ms	128ms
V514B	3.3V			

- Performance range

Speed	tRAC	tCAC	tRC	tHPC	Remark
-5	50ns	15ns	90ns	20ns	5V Only
-6	60ns	15ns	110ns	25ns	5V/3.3V
-7	70ns	20ns	130ns	30ns	5V/3.3V
-8	80ns	20ns	150ns	35ns	3.3V Only


FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

• KM48C/V514BJ




(SOJ)

• KM48C/V514BT



(TSOP(II)-Forward Type)

• KM48C/V514BTR



(TSOP(II)-Reverse Type)

Pin Name	Pin Function	Pin Name	Pin Function
A0 - A9	Address Inputs	W	Read/Write Input
DQ0 -7	Data In/Out	OE	Data Output Enable
Vss	Ground	Vcc	Power (+5V)
RAS	Row Address Strobe	Vcc	Power (+3.3V)
CAS	Column Address Strobe	N.C	No Connection

2

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1.0 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1.0 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	1	1	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.1	-	V _{CC} +0.3 ^{*1}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}.

*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.3V, all other pins not under test=0V)	I _{I(L)}	-5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	μA
	Output High Voltage Level (I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level (I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.5V, (Any input 0≤V _{IN} ≤V _{CC} +0.5V, all other pins not under test=0V)	I _{I(L)}	-5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	μA
	Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max		Units
			KM48V514B	KM48C514B	
I _{CC1}	Don't care	-5	-	85	mA
		-6	70	70	mA
		-7	65	65	mA
		-8	60	-	mA
I _{CC2}	Don't care	Don't care	1	2	mA
I _{CC3}	Don't care	-5	-	85	mA
		-6	70	70	mA
		-7	65	65	mA
		-8	60	-	mA
I _{CC4}	Don't care	-5	-	65	mA
		-6	55	55	mA
		-7	50	50	mA
		-8	45	-	mA
I _{CC5}	Normal L	Don't care	0.5	1	mA
			100	150	μA
I _{CC6}	Don't care	-5	-	85	mA
		-6	70	70	mA
		-7	65	65	mA
		-8	60	-	mA
I _{CC7}	L	Don't care	200	300	μA
I _{CCS}	L	Don't care	100	200	μA

2

I_{CC1}* : Operating current (\overline{RAS} , \overline{CAS} , Address cycling @t_{RC}=min.)

I_{CC2} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3}* : \overline{RAS} -only refresh current ($\overline{CAS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4}* : Hyper Page Mode current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @t_{HPC}=min.)

I_{CC5} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : \overline{CAS} -before- \overline{RAS} Refresh current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, $\overline{CAS} = 0.2V$

Din = Don't care, t_{RC}=125μs, t_{RAS}=t_{TRAS} min~300 ns

I_{CCS} : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$, $\overline{W}=\overline{OE}=A0 \sim A9 = V_{CC}-0.2V$ or $0.2V$,

DQ0 ~ DQ7 = $V_{CC}-0.2V$, $0.2V$ or open

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one hyper page cycle time, t_{HPC}

CAPACITANCE ($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$ or 3.3V , $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 ~ A9]	C_{IN1}	-	5	pF
Input capacitance [RAS, CAS, W, OE]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 ~ DQ7]	C_{DO}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 1,2)

Test condition (5V device) : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Test condition (3.3V device) : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{IH}/V_{IL}=2.1/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Parameter	Symbol	- 5(*)		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	84		104		124		144		ns	
Read-modify-write cycle time	tRWC	116		140		165		190		ns	
Access time from RAS	tRAC		50		60		70		80	ns	3,4,10
Access time from CAS	tCAC		17		17		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,10
CAS to output in Low-Z	tCLZ	3		3		3		3		ns	3
Output buffer turn-off delay from CAS	tCEZ	3	13	3	15	3	15	3	15	ns	6, 13
Transition time (rise and fall)	tT	2	50	2	50	2	50	2	50	ns	2
RAS precharge time	tRP	30		40		50		60		ns	
RAS pulse width	tRAS	50	10K	60	10K	70	10K	80	10K	ns	
RAS hold time	tRSH	17		17		20		20		ns	
CAS hold time	tCSH	40		50		60		70		ns	
CAS pulse width	tCAS	8	10K	10	10K	15	10K	20	10K	ns	11
RAS to CAS delay time	tRCD	20	33	20	43	20	50	20	60	ns	4
RAS to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	10
CAS to RAS precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time (5V)	tCAH	8		10		15		-		ns	
Column address hold time (3.3V)	tCAH	-		15		15		15		ns	
Column address to RAS lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to CAS	tRCH	0		0		0		0		ns	8
Read command hold time referenced to RAS	tRRH	0		0		0		0		ns	8
Write command set-up time	tWCS	0		0		0		0		ns	7
Write command hold time	tWCH	10		10		10		10		ns	
Write command pulse width	tWP	10		10		10		10		ns	
Write command to RAS lead time	tRWL	13		15		15		20		ns	
Write command to CAS lead time	tCWL	8		10		15		20		ns	

(*) : 50ns product : $V_{CC}=5\text{V} \pm 5\%$, Output Loading(C_L)=50pF

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, See note 1,2)

Parameter	Symbol	- 5(*)		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	t _{DS}	0		0		0		0		ns	9
Data hold time (5V)	t _{DH}	8		10		15		-		ns	9
Data hold time (3.3V)	t _{DH}	-		15		15		15		ns	
Refresh period (Normal)	t _{REF}		16		16		16		16	ms	
Refresh period (L-ver)	t _{REF}		128		128		128		128	ms	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	t _{CWD}	34		36		44		44		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t _{RWD}	67		79		94		104		ns	7
Column address to $\overline{\text{W}}$ delay time	t _{AWD}	42		49		59		64		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	t _{CPWD}	45		54		64		69		ns	
$\overline{\text{CAS}}$ set-up time (CAS-before-RAS refresh)	t _{CSR}	5		5		5		5		ns	
$\overline{\text{CAS}}$ hold time (CAS-before-RAS refresh)	t _{CHR}	10		10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t _{RPC}	5		5		5		5		ns	
$\overline{\text{CAS}}$ precharge time (CBR counter test cycle)	t _{CPT}	20		20		25		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}		28		35		40		45	ns	3
Hyper Page mode cycle time	t _{HPC}	20		25		30		35		ns	11
Hyper Page mode read-modify-write cycle time	t _{HPRWC}	47		56		71		81		ns	11
$\overline{\text{CAS}}$ precharge time (Hyper page cycle)	t _{CP}	8		10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Hyper page cycle)	t _{RASP}	50	100K	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	30		35		40		45		ns	
$\overline{\text{OE}}$ access time	t _{OEA}		15		15		20		20	ns	3
$\overline{\text{OE}}$ to data delay	t _{OED}	13		15		20		20		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	t _{OEZ}	3	13	3	15	3	20	3	20	ns	6
$\overline{\text{OE}}$ to output in low-Z	t _{OLZ}	3		3		3		3		ns	
$\overline{\text{OE}}$ command hold time	t _{OEH}	13		15		20		20		ns	
Output data hold time	t _{DOH}	5		5		5		5		ns	
Output buffer turn off delay from $\overline{\text{RAS}}$	t _{REZ}	3	13	3	15	3	20	3	20	ns	6, 13
Output buffer turn off delay from $\overline{\text{W}}$	t _{WEZ}	3	13	3	15	3	20	3	20	ns	6
$\overline{\text{W}}$ to data delay	t _{WED}	13		15		20		20		ns	
$\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time	t _{OCH}	5		5		5		5		ns	
$\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$	t _{CHO}	5		5		5		5		ns	
$\overline{\text{OE}}$ precharge time	t _{OEP}	5		5		5		5		ns	
$\overline{\text{W}}$ pulse width (hyper page cycle)	t _{WPE}	5		5		5		5		ns	
$\overline{\text{RAS}}$ pulse width ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	t _{RASS}	100		100		100		100		μs	12
$\overline{\text{RAS}}$ precharge time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	t _{RPS}	90		110		130		150		ns	12
$\overline{\text{CAS}}$ hold time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	t _{CHS}	-50		-50		-50		-50		ns	12

(*) : 50ns product : V_{cc}=5V±5%, Output Loading(C_L)=50pF

2

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. $t_{ASC} \geq 6ns$, Assume $t_T = 2.0ns$.
12. 1024 cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh specification (L-version).
13. If \overline{RAS} goes high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{CAS} high going. If \overline{CAS} goes high before \overline{RAS} high going, the open circuit condition of the output is achieved by \overline{RAS} high going.

512K x 9 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 524,288 x 9 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Access time (-6, -7 or -8), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family.

All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in Low power version.

This 512Kx9 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as main memory unit for personal computer and portable machines.

FEATURES

- Part Identification
 - KM49C512B/BL (5V, 1K Ref.)

- Active power dissipation Unit : mW

Speed	Active power dissipation
-6	415
-7	385
-8	360

- Fast Page Mode operation
- Byte Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages
- Dual +5V±10% power supply


- Refresh cycles

Part NO.	Refresh cycle	Refresh period	
		Normal	L
C512B	1K	16ms	128ms

- Performance range

Speed	tRAC	tCAC	tRC	tPC
-6	60ns	15ns	110ns	40ns
-7	70ns	20ns	130ns	45ns
-8	80ns	20ns	150ns	50ns


FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO. LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

• KM49C512BJ




(SOJ)

• KM49C512BT



(TSOP(II)-Forward Type)

• KM49C512BTR



(TSOP(II)-Reverse Type)

Pin Name	Pin Function	Pin Name	Pin Function
A0 - A9	Address Inputs	W	Read/Write Input
DQ0 -8	Data In/Out	OE	Data Output Enable
Vss	Ground	Vcc	Power (+5V)
RAS	Row Address Strobe	N.C	No Connection
CAS	Column Address Strobe		

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{ss}	V _{IN} , V _{OUT}	-1.0 to +7.0	V
Voltage on V _{cc} supply relative to V _{ss}	V _{cc}	-1.0 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _d	1	W
Short Circuit Output Current	I _{os}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{ss}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Ground	V _{ss}	0	0	0	V
Input High Voltage	V _{IH}	2.4	-	V _{cc} +1.0 ^{*1}	V
Input Low Voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{cc}+2.0V/20ns, Pulse width is measured at V_{cc}.

*2 : -2.0V/20ns, Pulse width is measured at V_{ss}.

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	V
Input Leakage Current (Any input 0≤V _{IN} ≤V _{cc} +0.5V, (Any input 0≤V _{IN} ≤V _{cc} +0.5V, all other pins not under test=0V)	I _{I(L)}	-5	5	μA
Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{cc})	I _{O(L)}	-5	5	μA
Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max	Units
I _{CC1}	Don't care	-6	75	mA
		-7	70	mA
		-8	65	mA
I _{CC2}	Don't care	Don't care	2	mA
I _{CC3}	Don't care	-6	75	mA
		-7	70	mA
		-8	65	mA
I _{CC4}	Don't care	-6	55	mA
		-7	50	mA
		-8	45	mA
I _{CC5}	Normal L	Don't care	1	mA
			150	μA
I _{CC6}	Don't care	-6	75	mA
		-7	70	mA
		-8	65	mA
I _{CC7}	L	Don't care	300	μA
I _{CC8}	L	Don't care	200	μA

I_{CC1}* : Operating current (\overline{RAS} , \overline{CAS} , Address cycling @t_{RC}=min.)

I_{CC2} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3}* : \overline{RAS} -only refresh current ($\overline{CAS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4}* : Fast Page Mode current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @t_{PC}=min.)

I_{CC5} : Standby current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : \overline{CAS} -before- \overline{RAS} Refresh current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})=V_{CC}-0.2V, Input low voltage(V_{IL})=0.2V, $\overline{CAS}=0.2V$

Din = Don't care, t_{RC}=125μs, t_{RAS}=t_{RAS min}~300 ns

I_{CC8} : Self refresh current

$\overline{RAS}=\overline{CAS}=V_{IL}$, $\overline{W}=\overline{OE}=A0 \sim A9 = V_{CC}-0.2V$ or 0.2V,

DQ0 ~ DQ8= V_{CC}-0.2V, 0.2V or open

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one fast page mode cycle time, t_{PC}.

CAPACITANCE ($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 ~ A9]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 ~ DQ8]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 1,2)

Test condition : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8\text{V}$, $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	110		130		150		ns	
Read-modify-write cycle time	tRWC	155		185		205		ns	
Access time from $\overline{\text{RAS}}$	tRAC		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		15		20		20	ns	3,4,5
Access time from column address	tAA		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	15	0	15	0	15	ns	6
Transition time (rise and fall)	tT	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	15		20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	10		15		15		ns	
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	8
Write command set-up time	tWCS	0		0		0		ns	
Write command hold time	tWCH	10		10		10		ns	
Write command pulse width	tWCP	10		10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	15		15		20		ns	



AC CHARACTERISTICS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, See note 1,2)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		ns	9
Data hold time	tDH	10		15		15		ns	9
Refresh period (Normal)	tREF		16		16		16	ms	
Refresh period (L-ver)	tREF		128		128		128	ms	
CAS to \bar{W} delay time	tCWD	40		50		50		ns	8
RAS to \bar{W} delay time	tRWD	85		95		105		ns	8
Column address to \bar{W} delay time	tAWD	55		60		65		ns	8
CAS precharge to \bar{W} delay time	tCPWD	60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tCSR	5		5		5		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		10		ns	
RAS to CAS precharge time	tRPC	5		5		5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		25		30		ns	
Access time from CAS precharge	tCPA		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	80		95		105		ns	
CAS precharge time (Fast page cycle)	tCP	10		10		10		ns	
RAS pulse width (Fast page cycle)	tRASP	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	tRHCP	35		40		45		ns	
\bar{OE} access time	tOEA		15		20		20	ns	
\bar{OE} to data delay	tOED	15		20		20		ns	
Out put buffer turn off delay time from \bar{OE}	tOEZ	0	15	0	20	0	20	ns	
\bar{OE} command hold time	tOEH	15		20		20		ns	
RAS pulse width(C-B-R self refresh)	tRASS	100		100		100		μs	11
RAS precharge time (C-B-R self refresh)	tRPS	110		130		150		ns	11
CAS hold time (C-B-R self refresh)	tCHS	-50		-50		-50		ns	11

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. 1024 cycle of burst refresh must be executed within 16ms before and after self refresh in order to meet refresh specification (L-version).

256K x 16 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 262,144 x 16 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family.

All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in Low power version.

This 256Kx16 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as graphic memory unit for microcomputer, personal computer and portable machines.

FEATURES

- Part Identification
 - KM416C256B/BL (5V, 512 Ref.)
 - KM416V256B/BL (3.3V, 512 Ref.)

- Active power dissipation

Unit : mW

Speed	3.3V (512 Ref.)	5V (512 Ref.)
-5	-	605
-6	325	495
-7	290	440
-8	270	415

- Fast Page Mode operation
- 2 $\overline{\text{CAS}}$ Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages
- Triple +5V±10% power supply (5V product)
- Triple +3.3V±0.3V power supply (3.3V product)


- Refresh cycles

Part NO.	Vcc	Refresh cycle	Refresh period	
			Normal	L
C256B	5V	512	8ms	128ms
V256B	3.3V			

- Performance range:

Speed	tRAC	tCAC	tRC	tPC	Remark
-5	50ns	15ns	90ns	35ns	5V Only
-6	60ns	15ns	110ns	40ns	5V/3.3V
-7	70ns	20ns	130ns	45ns	5V/3.3V
-8	80ns	20ns	150ns	50ns	5V/3.3V


FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

• KM416C/V256BJ




(SOJ)

• KM416C/V256BT



(TSOP(II)-Forward Type)

• KM416C/V256BTR



(TSOP(II)-Reverse Type)

2

Pin Name	Pin Function
A0 - A8	Address Inputs
DQ0 -15	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
OE	Data Output Enable
Vcc	Power (+5V)
	Power (+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1.0 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1.0 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	1	1	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.1	-	V _{CC} +0.3 ^{*1}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}.

*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.3V, all other pins not under test=0V)	I _{I(L)}	-5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	μA
	Output High Voltage Level (I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level (I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.5V, (Any input 0≤V _{IN} ≤V _{CC} +0.5V, all other pins not under test=0V)	I _{I(L)}	-5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	μA
	Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max		Units
			KM416V256B	KM416C256B	
Icc1	Don't care	-5	-	110	mA
		-6	90	90	mA
		-7	80	80	mA
		-8	75	75	mA
Icc2	Don't care	Don't care	1	2	mA
Icc3	Don't care	-5	-	110	mA
		-6	90	90	mA
		-7	80	80	mA
		-8	75	75	mA
Icc4	Don't care	-5	-	70	mA
		-6	60	60	mA
		-7	55	55	mA
		-8	50	50	mA
Icc5	Normal L	Don't care	0.5	1	mA
			100	150	µA
Icc6	Don't care	-5	-	110	mA
		-6	90	90	mA
		-7	80	80	mA
		-8	75	75	mA
Icc7	L	Don't care	200	300	µA
Icc8	L	Don't care	100	200	µA

2

Icc1* : Operating current (\overline{RAS} , \overline{UCAS} , \overline{LCAS} , Address cycling @tRC=min.)

Icc2 : Standby current ($\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{IH}$)

Icc3* : \overline{RAS} -only refresh current ($\overline{UCAS}=\overline{LCAS}=V_{IH}$, \overline{RAS} , Address cycling @tRC=min.)

Icc4* : Fast Page Mode current ($\overline{RAS}=V_{IL}$, \overline{UCAS} or \overline{LCAS} , Address cycling @tPC=min.)

Icc5 : Standby current ($\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{CC}-0.2V$)

Icc6* : \overline{CAS} -before- \overline{RAS} Refresh current (\overline{RAS} , \overline{UCAS} or \overline{LCAS} cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, \overline{UCAS} , \overline{LCAS} = $0.2V$

Din = Don't care, tRC= 125µs, tRAS=tRASmin~300 ns

Icc8 : Self refresh current

$\overline{RAS}=\overline{UCAS}=\overline{LCAS}=V_{IL}$, $\overline{W}=\overline{OE}=A0 \sim A8 = V_{CC}-0.2V$ or $0.2V$,

DQ0 ~ DQ15= $V_{CC}-0.2V$, $0.2V$ or open

* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In Icc4, address can be changed maximum once within one fast page mode cycle time, tPC.

CAPACITANCE ($T_A=25^{\circ}\text{C}$, $V_{CC}=5\text{V}$ or 3.3V , $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A8]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, W, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ15]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, See note 1,2)

Test condition (5V device) : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8\text{V}$, $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition (3.3V device) : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{IH}/V_{IL}=2.1/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Parameter	Symbol	- 5(*)		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		150		ns	
Read-modify-write cycle time	tRWC	135		155		185		205		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		15		15		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	15	0	15	0	15	0	15	ns	6
Transition time (rise and fall)	tT	3	50	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	15		15		20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	50		60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	15	10K	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	35	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time (5V)	tCAH	10		10		15		15		ns	
Column address hold time (3.3V)	tCAH	-		15		15		15		ns	
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		0		ns	8
Write command set-up time	tWCS	0		0		0		0		ns	
Write command hold time	tWCH	10		10		10		10		ns	
Write command pulse width	tWP	10		10		10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	15		15		15		20		ns	

(*) : 50ns product : $V_{CC}=5\text{V} \pm 5\%$, Output Loading(C_L)=50pF

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, See note 1,2)

Parameter	Symbol	- 5(*)		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		0		ns	9
Data hold time (5V)	tDH	10		10		15		15		ns	9
Data hold time (3.3V)	tDH	-		15		15		15		ns	9
Refresh period (Normal)	tREF		8		8		8		8	ms	
Refresh period (L-ver)	tREF		128		128		128		128	ms	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	40		40		50		50		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	75		85		95		105		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	50		55		60		65		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	55		60		65		70		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	5		5		5		5		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{CBR}}$ counter test cycle)	tCPT	20		20		25		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	80		80		95		105		ns	
$\overline{\text{CAS}}$ precharge time (Fast page cycle)	tCP	10		10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast page cycle)	tRASP	50	100K	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	30		35		40		45		ns	
$\overline{\text{OE}}$ access time	tOEA		15		15		20		20	ns	
$\overline{\text{OE}}$ to data delay	tOED	15		15		20		20		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	0	15	0	15	0	20	0	20	ns	
$\overline{\text{OE}}$ command hold time	tOEH	15		15		20		20		ns	
$\overline{\text{RAS}}$ pulse width ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	tRASS	100		100		100		100		μs	11
$\overline{\text{RAS}}$ precharge time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	tRPS	90		110		130		150		ns	11
$\overline{\text{CAS}}$ hold time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	tCHS	-50		-50		-50		-50		ns	11

(*) : 50ns product : V_{cc}=5V±5%, Output Loading(C_L)=50pF

2


NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF.
4. Operation within the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{RWD} \geq t_{RWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled by t_{AA} .


KM416C/V256B/BL Truth Table

RAS	LCAS	UCAS	W	OE	DQ0 - DQ7	DQ8 - DQ15	STATE
H	H	H	H	H	Hi-Z	Hi-Z	Standby
L	H	H	H	H	Hi-Z	Hi-Z	Refresh
L	L	H	H	L	DQ-OUT	Hi-Z	Byte Read
L	H	L	H	L	Hi-Z	DQ-OUT	Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-IN	-	Byte Write
L	H	L	L	H	-	DQ-IN	Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	Hi-Z	Hi-Z	-


11. 512 cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh specification (L-version).
12. t_{ASC} , t_{CAH} are referenced to the earlier \overline{CAS} falling edge.
13. t_{CP} is specified from the last \overline{CAS} rising edge in the previous cycle to the first \overline{CAS} falling edge in the next cycle.
14. t_{CWD} is referenced to the later \overline{CAS} falling edge at word read-modify-write cycle.
15. t_{CWL} is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.



17. t_{CSR} is referenced to earlier \overline{CAS} falling low before \overline{RAS} transition low.
18. t_{CHR} is referenced to the later \overline{CAS} rising high after \overline{RAS} transition low.



19. t_{DS} , t_{DH} is independently specified for lower byte $D_{IN}(0-7)$, upper byte $D_{IN}(8-15)$.



2

256K x 16 Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 262,144 x 16 bit Extended Data Out CMOS DRAMs. Extended Data Out offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), access time (-5, -6, -7 or -8), power consumption (Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family.

All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in Low power version.

This 256Kx16 Extended Data Out DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as graphic memory unit for microcomputer, personal computer and portable machines.

FEATURES

• Part Identification

- KM416C254B/BL (5V, 512 Ref.)
- KM416V254B/BL (3.3V, 512 Ref.)

• Active power dissipation

Unit : mW

Speed	3.3V (512 Ref.)	5V (512 Ref.)
-5	-	605
-6	255	495
-7	235	440
-8	220	-

- Extended Data Out operation
- 2 $\overline{\text{CAS}}$ Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages
- Triple +5V \pm 10% power supply (5V product)
- Triple +3.3V \pm 0.3V power supply (3.3V product)


• Refresh cycles

Part NO.	Vcc	Refresh cycle	Refresh Period	
			Normal	L
C254B	5V	512	8ms	128ms
V254B	3.3V			

• Performance range


Speed	tRAC	tCAC	tRC	tHPC	Remark
-5	50ns	17ns	84ns	20ns	5V Only
-6	60ns	17ns	104ns	25ns	5V/3.3V
-7	70ns	20ns	124ns	30ns	5V/3.3V
-8	80ns	20ns	144ns	35ns	3.3V Only

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



2

Pin Name	Pin Function
A0 - A8	Address Inputs
DQ0 -15	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
OE	Data Output Enable
Vcc	Power (+5V)
	Power (+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1.0 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1.0 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	1	1	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.1	-	V _{CC} +0.3 ^{*1}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}.

*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.3V, all other pins not under test=0V)	I _{I(L)}	-5	5	μA
	Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	-5	5	μA
	Output High Voltage Level (I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level (I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.5V, (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.5V, all other pins not under test=0V)	I _{I(L)}	-5	5	μA
	Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	-5	5	μA
	Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max		Units
			KM416V254B	KM416C254B	
I _{CC1}	Don't care	-5	-	110	mA
		-6	70	90	mA
		-7	65	80	mA
		-8	60	-	mA
I _{CC2}	Don't care	Don't care	1	2	mA
I _{CC3}	Don't care	-5	-	110	mA
		-6	70	90	mA
		-7	65	80	mA
		-8	60	-	mA
I _{CC4}	Don't care	-5	-	70	mA
		-6	60	60	mA
		-7	55	50	mA
		-8	50	-	mA
I _{CC5}	Normal L	Don't care	0.5	1	mA
			100	150	μA
I _{CC6}	Don't care	-5	-	110	mA
		-6	70	90	mA
		-7	65	80	mA
		-8	60	-	mA
I _{CC7}	L	Don't care	200	300	μA
I _{CC8}	L	Don't care	100	200	μA

2

I_{CC1}* : Operating current (\overline{RAS} , \overline{UCAS} , \overline{LCAS} , Address cycling @t_{RC}=min.)

I_{CC2} : Standby current ($\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{IH}$)

I_{CC3}* : \overline{RAS} -only refresh current ($\overline{UCAS}=\overline{LCAS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4}* : Hyper Page Mode current ($\overline{RAS}=V_{IL}$, \overline{UCAS} or \overline{LCAS} , Address cycling @t_{HPC}=min.)

I_{CC5} : Standby current ($\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : \overline{CAS} -before- \overline{RAS} Refresh current (\overline{RAS} , \overline{UCAS} or \overline{LCAS} cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode
 Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, \overline{UCAS} , \overline{LCAS} = $0.2V$
 Din = Don't care, t_{RC} = 125μs, t_{RAS}=t_{RASmin}~300 ns

I_{CC8} : Self refresh current
 $\overline{RAS}=\overline{UCAS}=\overline{LCAS}=V_{IL}$, $\overline{W}=\overline{OE}=A0 \sim A8 = V_{CC}-0.2V$ or $0.2V$,
 DQ0 ~ DQ15= $V_{CC}-0.2V$, $0.2V$ or open

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one hyper page cycle time, t_{HPC}.

CAPACITANCE (TA=25°C, Vcc=5V or 3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A8]	C _{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{CAS}}$, W, $\overline{\text{OE}}$]	C _{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ15]	C _{DQ}	-	7	pF

AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, See note 1,2)

Test condition (5V device) : Vcc=5.0V±10%, Vin/Vil=2.4/0.8V, Voh/Vol=2.0/0.8V

Test condition (3.3V device) : Vcc=3.3V±0.3V, Vin/Vil=2.1/0.8V, Voh/Vol=2.0/0.8V

Parameter	Symbol	- 5(*)		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	84		104		124		144		ns	
Read-modify-write cycle time	t _{RWC}	116		140		165		190		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t _{CAC}		17		17		20		20	ns	3,4,5
Access time from column address	t _{AA}		25		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	t _{CLZ}	3		3		3		3		ns	3
Output Buffer turn-off delay from $\overline{\text{CAS}}$	t _{CEZ}	3	13	3	15	3	20	3	20	ns	6, 13
Transition time (rise and fall)	t _T	2	50	2	50	2	50	2	50	ns	2
$\overline{\text{RAS}}$ precharge time	t _{RP}	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	t _{RS}	17		17		20		20		ns	
$\overline{\text{CAS}}$ hold time	t _{CS}	40		50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	8	10K	10	10K	15	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	20	33	20	43	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5		5		5		5		ns	
Row address set-up time	t _{ASR}	0		0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		10		ns	
Column address set-up time	t _{ASC}	0		0		0		0		ns	14
Column address hold time (5V)	t _{CAH}	8		10		15		-		ns	14
Column address hold time (3.3V)	t _{CAH}	-		15		15		15		ns	
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	25		30		35		40		ns	
Read command set-up time	t _{RCS}	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		0		ns	8
Write command set-up time	t _{WCS}	0		0		0		0		ns	7
Write command hold time	t _{WCH}	10		10		10		10		ns	
Write command pulse width	t _{WP}	10		10		10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	13		15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	8		10		15		20		ns	17

(*) : 50ns product : Vcc=5V±5%

AC CHARACTERISTICS (0°C≤T_A≤70°C, See note 1,2)

Parameter	Symbol	- 5(*)		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	t _{DS}	0		0		0		0		ns	9,20
Data hold time (5V)	t _{DH}	8		10		15		-		ns	9,20
Data hold time (3.3V)	t _{DH}	-		15		15		15		ns	
Refresh period (Normal)	t _{REF}		8		8		8		8	ms	
Refresh period (L-ver)	t _{REF}		128		128		128		128	ms	
CAS to W delay time	t _{CWD}	34		36		44		44		ns	7,16
RAS to W delay time	t _{RWD}	67		79		94		104		ns	7
Column address to W delay time	t _{AWD}	42		49		59		64		ns	7
CAS precharge to W delay time	t _{CPWD}	45		54		64		69		ns	
CAS set-up time (CAS-before-RAS refresh)	t _{CSR}	5		5		5		5		ns	18
CAS hold time (CAS-before-RAS refresh)	t _{CHR}	10		10		10		10		ns	19
RAS to CAS precharge time	t _{RPC}	5		5		5		5		ns	
CAS precharge time (CBR counter test cycle)	t _{CPT}	20		20		25		30		ns	
Access time from CAS precharge	t _{CPA}		28		35		40		45	ns	3
Hyper Page mode cycle time	t _{HPC}	20		25		30		35		ns	11
Hyper Page mode read-modify-write cycle time	t _{HPRWC}	47		56		71		81		ns	11
CAS precharge time (Hyper page cycle)	t _{CP}	8		10		10		10		ns	15
RAS pulse width (Hyper page cycle)	t _{RASP}	50	100K	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	t _{RHCP}	30		35		40		45		ns	
OE access time	t _{OEA}		15		15		20		20	ns	3
OE to data delay	t _{OED}	13		15		20		20		ns	
Output buffer turn off delay time from OE	t _{OEZ}	3	13	3	15	3	20	3	20	ns	6
OE command hold time	t _{OEH}	13		15		20		20		ns	
Output data hold time	t _{DOH}	5		5		5		5		ns	
Output buffer turn off delay from RAS	t _{REZ}	3	15	3	15	3	20	3	20	ns	6,13
Output buffer turn off delay from W	t _{WEZ}	3	13	3	15	3	20	3	20	ns	6
W to data delay	t _{WED}	13		15		20		20		ns	
OE to CAS hold time	t _{OCH}	5		5		5		5		ns	
CAS hold time to OE	t _{CHO}	5		5		5		5		ns	
OE precharge time	t _{OEP}	5		5		5		5		ns	
W pulse width (Hyper page cycle)	t _{WPE}	5		5		5		5		ns	
RAS pulse width(C-B-R self refresh)	t _{RASS}	100		100		100		100		μs	12
RAS precharge time (C-B-R self refresh)	t _{RPS}	90		110		130		150		ns	12
CAS hold time (C-B-R self refresh)	t _{CHS}	-50		-50		-50		-50		ns	12

(*) : 50ns product : V_{cc}=5V±5%

2


NOTES

1. An initial pause of 200μs is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 50pF.
4. Operation within the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{RWD} \geq t_{RWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled by t_{AA} .
11. $t_{ASC} \geq 6\text{ns}$, Assume $t_T=2.0\text{ns}$.
12. 512 cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh specification (L-version).

KM416C/V254B/BL Truth Table


RAS	LCAS	UCAS	W	OE	DQ0 - DQ7	DQ8 - DQ15	STATE
H	H	H	H	H	Hi-Z	Hi-Z	Standby
L	H	H	H	H	Hi-Z	Hi-Z	Refresh
L	L	H	H	L	DQ-OUT	Hi-Z	Byte Read
L	H	L	H	L	Hi-Z	DQ-OUT	Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-IN	-	Byte Write
L	H	L	L	H	-	DQ-IN	Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	Hi-Z	Hi-Z	-

- 13. If \overline{RAS} goes high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{CAS} high going. If \overline{CAS} goes high before \overline{RAS} high going, the open circuit condition of the output is achieved by \overline{RAS} going.
- 14. t_{ASC} , t_{CAH} are referenced to the earlier \overline{CAS} falling edge.
- 15. t_{CP} is specified from the last \overline{CAS} rising edge in the previous cycle to the first \overline{CAS} falling edge in the next cycle.
- 16. t_{CWD} is referenced to the later \overline{CAS} falling edge at word read-modify-write cycle.
- 17. t_{CWL} is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge




2

- 18. t_{CSR} is referenced to earlier \overline{CAS} falling low before \overline{RAS} transition low.
- 19. t_{CHR} is referenced to the later \overline{CAS} rising high after \overline{RAS} transition low.



- 20. t_{DS} , t_{DH} is independently specified for lower byte $D_{IN}(0\sim7)$, upper byte $D_{IN}(8\sim15)$.



256K x 18 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 262,144 x 18 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Access time (-6, -7 or -8), power consumption (Normal or Low power) and package type (SOJ or TSOP-II) are optional features of this family.

All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in Low power version.

This 256Kx18 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

FEATURES

- Part Identification
- KM418C256B/BL (5V, 512 Ref.)

- Active Power Dissipation

Unit : mW

Speed	Active Power Dissipation
-6	525
-7	470
-8	440

- Fast Page Mode operation
- 2 $\overline{\text{CAS}}$ Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages
- Triple +5V \pm 10% power supply


- Refresh cycles

Part NO.	Refresh cycle	Refresh Period	
		Normal	L
C256B	512	8ms	128ms

- Performance range

Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{PC}
-6	60ns	15ns	110ns	40ns
-7	70ns	20ns	130ns	45ns
-8	80ns	20ns	150ns	50ns


FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

• KM418C256BJ




(SOJ)

• KM418C256BT



(TSOP(II)-Forward Type)

• KM418C256BTR



(TSOP(II)-Reverse Type)



Pin Name	Pin Function
A0 - A8	Address Inputs
DQ0 -17	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
OE	Data Output Enable
Vcc	Power (+5V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1.0 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input Low Voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+2.0V/20ns, Pulse width is measured at V_{CC}.

*2 : -2.0V/20ns, Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.5V, (Any input 0≤V _{IN} ≤V _{CC} +0.5V, all other pins not under test=0V)	I _{I(L)}	-5	5	μA
Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	μA
Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max	Units
I _{CC1}	Don't care	-6	95	mA
		-7	85	mA
		-8	80	mA
I _{CC2}	Don't care	Don't care	2	mA
I _{CC3}	Don't care	-6	95	mA
		-7	85	mA
		-8	80	mA
I _{CC4}	Don't care	-6	60	mA
		-7	55	mA
		-8	50	mA
I _{CC5}	Normal L	Don't care	1	mA
			150	μA
I _{CC6}	Don't care	-6	95	mA
		-7	85	mA
		-8	80	mA
I _{CC7}	L	Don't care	300	μA
I _{CC8}	L	Don't care	200	μA

2

I_{CC1}* : Operating current (\overline{RAS} , \overline{UCAS} , \overline{LCAS} , Address cycling @t_{RC}=min.)

I_{CC2} : Standby current ($\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{IH}$)

I_{CC3}* : \overline{RAS} -only refresh current ($\overline{UCAS}=\overline{LCAS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4}* : Fast Page Mode current ($\overline{RAS}=V_{IL}$, \overline{UCAS} or \overline{LCAS} , Address cycling @t_{PC}=min.)

I_{CC5} : Standby current ($\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : \overline{CAS} -before- \overline{RAS} Refresh current (\overline{RAS} , \overline{UCAS} or \overline{LCAS} cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})=V_{CC}-0.2V, Input low voltage(V_{IL})=0.2V, $\overline{UCAS}, \overline{LCAS}=0.2V$

Din = Don't care, t_{RC}= 125μs, t_{RAS}=t_{RASmin}~300 ns

I_{CC8} : Self refresh current

$\overline{RAS}=\overline{UCAS}=\overline{LCAS}=V_{IL}$, $\overline{W}=\overline{OE}=A0 \sim A8 = V_{CC}-0.2V$ or 0.2V,

DQ0 ~ DQ17= V_{CC}-0.2V, 0.2V or open

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one fast page mode cycle time t_{PC}.

CAPACITANCE ($T_A=25^\circ\text{C}, V_{CC}=5\text{V}, f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A8]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}, \overline{\text{UCAS}}, \overline{\text{LCAS}}, \overline{\text{W}}, \overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ17]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 1,2)

Test condition : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8\text{V}$, $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	110		130		150		ns	
Read-modify-write cycle time	tRWC	155		185		205		ns	
Access time from $\overline{\text{RAS}}$	tRAC		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		15		20		20	ns	3,4,5
Access time from column address	tAA		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	tT	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	15		20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	10		15		15		ns	
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	8
Write command set-up time	tWCS	0		0		0		ns	7
Write command hold time	tWCH	10		10		10		ns	
Write command pulse width	tWP	10		10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	15		15		20		ns	

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, See note 1,2)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		ns	9
Data hold time	tDH	10		15		15		ns	9
Refresh period (Normal)	tREF		8		8		8	ms	
Refresh period (L-ver)	tREF		128		128		128	ms	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	40		50		50		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	85		95		105		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	55		60		65		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	60		65		70			
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	5		5		5		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time(CBR counter test cycle)	tCPT	20		25		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	85		95		105		ns	
$\overline{\text{CAS}}$ precharge time (Fast page cycle)	tCP	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast page cycle)	tRASP	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	35		40		45		ns	
$\overline{\text{OE}}$ access time	tOEA		15		20		20	ns	
$\overline{\text{OE}}$ to data delay	tOED	15		20		20		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	0	15	0	20	0	20	ns	
$\overline{\text{OE}}$ command hold time	tOEH	15		20		20		ns	
$\overline{\text{RAS}}$ pulse width(C-B-R self refresh)	tRASS	100		100		100		μs	11
$\overline{\text{RAS}}$ precharge time (C-B-R self refresh)	tRPS	110		130		150		ns	11
$\overline{\text{CAS}}$ hold time (C-B-R self refresh)	tCHS	-50		-50		-50		ns	11

2


NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .


KM418C256B/BL Truth Table

RAS	LCAS	UCAS	W	OE	DQ0 - DQ8	DQ9 - DQ17	STATE
H	H	H	H	H	Hi-Z	Hi-Z	Standby
L	H	H	H	H	Hi-Z	Hi-Z	Refresh
L	L	H	H	L	DQ-OUT	Hi-Z	Byte Read
L	H	L	H	L	Hi-Z	DQ-OUT	Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-IN	-	Byte Write
L	H	L	L	H	-	DQ-IN	Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	Hi-Z	Hi-Z	-


- 11. 512 cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh specification (L-version).
- 12. tASC, tCAH are referenced to the earlier $\overline{\text{CAS}}$ falling edge.
- 13. tCP is specified from the last $\overline{\text{CAS}}$ rising edge in the previous cycle to the first $\overline{\text{CAS}}$ falling edge in the next cycle.
- 14. tCWD is referenced to the later $\overline{\text{CAS}}$ falling edge at word read-modify-write cycle.
- 15. tCWL is specified from $\overline{\text{W}}$ falling edge to the earlier $\overline{\text{CAS}}$ rising edge



- 16. tCSR is referenced to earlier $\overline{\text{CAS}}$ falling low before $\overline{\text{RAS}}$ transition low.
- 17. tCHR is referenced to the later $\overline{\text{CAS}}$ rising high after $\overline{\text{RAS}}$ transition low.



- 18. tDS, tDH is independently specified for lower byte D_{IN}(0~8), upper byte D_{IN}(9~17).



2

16M DRAM

- KM41C16000A
KM41V16000A
- KM41C16002A
- KM44C4000A, KM44C4100A
KM44V4000A, KM44V4100A
- KM44C4002A
KM44C4102A
- KM44C4003A
KM44C4103A
- KM44C4004A, KM44C4104A
KM44V4004A, KM44V4104A
- KM44C4010A
KM44C4110A
- KM48C2000A, KM48C2100A
KM48V2000A, KM48V2100A
- KM48C2004A, KM48C2104A
KM48V2004A, KM48V2104A
- KM416C1000A, KM416C1200A
KM416V1000A, KM416V1200A
- KM416C1004A, KM416C1204A
KM416V1004A, KM416V1204A
- KM432V502
KM432V522
- KM432V504
KM432V524



16M x 1 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 16,777,216 x 1 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage(+5.0V or +3.3V), access time(-5, -6, -7 or -8), power consumption(Normal, Low power or Super-Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in L & SL version. This 16Mx1 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for high level computer and microcomputer.



FEATURES

- Part Identification
 - KM41C16000A/AL/ASL (5V, 4K Ref.)
 - KM41V16000A/AL/ASL (3.3V, 4K Ref.)
- Active Power Dissipation Unit : mW

Speed	3.3V	5V
-5	-	495
-6	288	440
-7	252	385
-8	216	330

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability(L & SL-ver)
- Fast parallel test mode capability
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply(5V product)
- Single +3.3V±0.3V power supply(3.3V product)


- Refresh cycles

Part NO.	Vcc	Refresh cycle	Refresh period		
			Normal	L	SL
C16000A	5V	4K	64ms	128ms	256ms
V16000A	3.3V				

- Performance range:


Speed	tRAC	tCAC	tRC	tPC	Remark
-5	50ns	13ns	90ns	35ns	5V Only
-6	60ns	15ns	110ns	40ns	5V/3.3V
-7	70ns	20ns	130ns	45ns	5V/3.3V
-8	80ns	20ns	150ns	50ns	5V/3.3V

FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)




J : 400 mil 24(28) SOJ




T : 400 mil 24(28) TSOP II




TR : 400 mil 24(28) TSOP II(Rev.)



K : 300 mil 24(26) SOJ



S : 300 mil 24(26) TSOP II



SR : 300 mil 24(26) TSOP II(Rev.)

Pin Name	Pin Function
A0 - A11	Address Inputs
D	Data in
Q	Data out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
Vcc	Power(+5.0V)
	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	1	1	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3 ¹	2.4	-	V _{CC} +1 ¹	V
Input Low Voltage	V _{IL}	-0.3 ²	-	0.8	-1.0 ²	-	0.8	V

*1 : V_{CC} + 1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}.

*2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.3V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	- 5	5	μA
	Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.5V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	- 5	5	μA
	Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued.)

Symbol	Power	Speed	Max		Units
			KM41V16000A	KM41C16000A	
Icc1	Don't care	-5	-	90	mA
		-6	80	80	mA
		-7	70	70	mA
		-8	60	60	mA
Icc2	Normal L/SL	Don't care	2	2	mA
			1	1	mA
Icc3	Don't care	-5	-	90	mA
		-6	80	80	mA
		-7	70	70	mA
		-8	60	60	mA
Icc4	Don't care	-5	-	80	mA
		-6	70	70	mA
		-7	60	60	mA
		-8	50	50	mA
Icc5	Normal L SL	Don't care	1	1	mA
			300	300	µA
			200	200	µA
Icc6	Don't care	-5	-	90	mA
		-6	80	80	mA
		-7	70	70	mA
		-8	60	60	mA
Icc7	L SL	Don't care	450	450	µA
			350	350	µA
Icc8	L/SL	Don't care	250	300	µA

Icc1* : Operating Current (\overline{RAS} and \overline{CAS} cycling @tRC=min.)

Icc2 : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

Icc3* : \overline{RAS} -only Refresh Current ($\overline{CAS}=V_{IH}$, \overline{RAS} cycling @tRC=min.)

Icc4* : Fast Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @tPC=min.)

Icc5 : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

Icc6* : \overline{CAS} -Before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{CAS} cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, $\overline{CAS}=0.2V$

Din = Don't care, tRC = 31.25µs(L-ver), 62.5µs(SL-ver), tRAS=tRASmin~300 ns

Icc8 : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$, $\overline{W}=A0 \sim A11 = V_{CC}-0.2V$ or $0.2V$, D,Q = $V_{CC}-0.2V$, $0.2V$ or Open

* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In Icc4, address can be changed maximum once within one fast page mode cycle time tPC.

CAPACITANCE($T_A=25^{\circ}C, V_{CC}=5V$ or $3.3V, f=1MHz$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [D]	C _{IN1}	-	7	pF
Input capacitance [A0 - A11]	C _{IN2}	-	5	pF
Input capacitance [\overline{RAS} , \overline{CAS} , W]	C _{IN3}	-	7	pF
Output Capacitance [Q]	C _{OUT}	-	7	pF

AC CHARACTERISTICS ($0^{\circ}C \leq T_A \leq 70^{\circ}C$, See note 1,2)

Test condition(5V device) : $V_{CC}=5.0V \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8V$, $V_{OH}/V_{OL}=2.4/0.4V$

Test condition(3.3V device) : $V_{CC}=3.3V \pm 0.3V$, $V_{IH}/V_{IL}=2.0/0.8V$, $V_{OH}/V_{OL}=2.0/0.8V$

Parameter	Symbol	- 5 ^{*1}		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90		110		130		150		ns	
Read-modify-write cycle time	t _{RWC}	110		130		155		175		ns	
Access time from \overline{RAS}	t _{RAC}		50		60		70		80	ns	3,4,10
Access time from \overline{CAS}	t _{CAC}		13		15		20		20	ns	3,4,5
Access time from column address	t _{AA}		25		30		35		40	ns	3,10
\overline{CAS} to output in Low-Z	t _{CLZ}	0		0		0		0		ns	3
Output buffer turn-off delay	t _{OFF}	0	13	0	15	0	20	0	20	ns	6
Transition time (rise and fall)	t _T	3	50	3	50	3	50	3	50	ns	2
\overline{RAS} precharge time	t _{RP}	30		40		50		60		ns	
\overline{RAS} pulse width	t _{RAS}	50	10K	60	10K	70	10K	80	10K	ns	
\overline{RAS} hold time	t _{RSH}	13		15		20		20		ns	
\overline{CAS} hold time	t _{CSH}	50		60		70		80		ns	
\overline{CAS} pulse width	t _{CAS}	13	10K	15	10K	20	10K	20	10K	ns	
\overline{RAS} to \overline{CAS} delay time	t _{RCD}	20	37	20	45	20	50	20	60	ns	4
\overline{RAS} to column address delay time	t _{RAD}	15	25	15	30	15	35	15	40	ns	10
\overline{CAS} to \overline{RAS} precharge time	t _{CRP}	5		5		5		5		ns	
Row address set-up time	t _{ASR}	0		0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		10		ns	
Column address set-up time	t _{ASC}	0		0		0		0		ns	
Column address hold time	t _{CAH}	10		10		15		15		ns	
Column address hold time referenced to \overline{RAS}	t _{AR}	40		45		55		60		ns	15
Column address to \overline{RAS} lead time	t _{RAL}	25		30		35		40		ns	
Read command set-up time	t _{RCS}	0		0		0		0		ns	
Read command hold time referenced to \overline{CAS}	t _{RCH}	0		0		0		0		ns	8
Read command hold time referenced to \overline{RAS}	t _{RRH}	0		0		0		0		ns	
Write command hold time	t _{WCH}	10		10		15		15		ns	
Write command hold time referenced to \overline{RAS}	t _{WCR}	40		45		55		60		ns	15
Write command pulse width	t _{WP}	10		10		15		15		ns	
Write command to \overline{RAS} lead time	t _{RWL}	15		15		20		20		ns	
Write command to \overline{CAS} lead time	t _{CWL}	13		15		20		20		ns	

Note) *1 : 5V only



AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5 ^{*1}		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		0		ns	9
Data hold time	tDH	10		10		15		15		ns	9
Data hold time referenced to RAS	tDHR	40		45		55		60		ns	15
Refresh period(Normal)	tREF		64		64		64		64	ms	
Refresh period(L-ver)	tREF		128		128		128		128	ms	
Refresh period(SL-ver)	tREF		256		256		256		256	ms	
Write command set-up time	tWCS	0		0		0		0		ns	7
CAS to W delay time	tCWD	13		15		20		20		ns	7
RAS to W delay time	tRWD	50		60		70		80		ns	7
Column address to W delay time	tAWD	25		30		35		40		ns	7
CAS precharge to W delay time	tCPWD	30		35		40		45		ns	
CAS set-up time (CAS-before-RAS refresh)	tCSR	5		5		5		5		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		15		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		5		ns	
CAS precharge time(CBF counter test cycle)	tCPT	20		20		30		30		ns	
Access time from CAS precharge	tCPA		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	53		60		70		80		ns	
CAS precharge time (Fast page cycle)	tCP	10		10		10		10		ns	
RAS pulse width (Fast page cycle)	tRASP	50	200K	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		10		ns	11
Write command hold time(Test mode in)	tWTH	10		10		10		10		ns	11
W to RAS precharge time(C-B-R refresh)	tWRP	10		10		10		10		ns	
W to RAS hold time(C-B-R refresh)	tWRH	10		10		10		10		ns	
RAS pulse width(C-B-R self refresh)	tRASS	100		100		100		100		us	14
RAS precharge time (C-B-R self refresh)	tRPS	90		110		130		150		ns	14
CAS hold time (C-B-R self refresh)	tCHS	-50		-50		-50		-50		ns	14

Note) *1: 5V only

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5 ^{*1}		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	138		160		190		210		ns	
Access time from RAS	tRAC		55		65		75		85	ns	3,4,10
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,10
RAS pulse width	tRAS	55	10K	65	10K	75	10K	85	10K	ns	
CAS pulse width	tCAS	18	10K	20	10K	25	10K	25	10K	ns	
RAS hold time	tRSH	18		20		25		25		ns	
CAS hold time	tCSH	55		65		75		85		ns	
Column address to RAS lead time	tRAL	30		35		40		45		ns	
CAS to \bar{W} delay time	tCWD	18		20		25		25		ns	7
RAS to \bar{W} delay time	tRWD	55		65		75		85		ns	7
Column address to \bar{W} delay time	tAWD	30		35		40		45		ns	7
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast page mode read-modify-write cycle time	tPRWC	58		65		75		85		ns	
RAS pulse width (Fast page cycle)	tRASP	55	200K	65	200K	75	200K	85	200K	ns	
Access time form CAS precharge	tCPA		35		40		45		50	ns	3

Note) *1 : 5V only

2

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. 4096 cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
15. t_{AR} , t_{WCR} , and t_{DHR} are referenced to $t_{RAD}(\max)$.

16M x 1Bit CMOS Dynamic RAM with Static Column Mode

DESCRIPTION

This is a family of 16,777,216 x 1 bit Static Column Mode CMOS DRAMs. Static Column Mode offers high speed random access of memory cells within the same row. Access time(-5, -6, -7 or -8) and package type (SOJ or TSOP-II) are optional features of this family.

All of this family have \overline{CS} -before-RAS Refresh, RAS-only refresh and Hidden Refresh capabilities.

This 16Mx1 Static Column Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width and high reliability. It may be used as main memory unit for high level computer and high performance microprocessor systems.



FEATURES

- Part Identification
- KM41C16002A(5V, 4K Ref.)

- Active Power Dissipation

Unit : mW

Speed	Power dissipation
-5	495
-6	440
-7	385
-8	330

- Static Column Mode operation
- \overline{CS} -before-RAS refresh capability
- RAS-only and Hidden refresh capability
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- Early Write or Output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply


- Refresh cycles

	Refresh cycle	Refresh Period
KM41C16002A	4K	64ms

- Performance range:


Speed	tRAC	tCAC	tRC	tSC
-5	50ns	13ns	90ns	30ns
-6	60ns	15ns	110ns	35ns
-7	70ns	20ns	130ns	40ns
-8	80ns	20ns	150ns	45ns

FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO. LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)




J : 400 mil 24(28) SOJ




T : 400 mil 24(28) TSOP II




TR : 400 mil 24(28) TSOP II(Rev.)



K : 300 mil 24(26) SOJ



S : 300 mil 24(26) TSOP II



SR : 300 mil 24(26) TSOP II(Rev.)

Pin Name	Pin Function
A0 - A11	Address Inputs
D	Data in
Q	Data out
Vss	Ground
RAS	Row Address Strobe
CS	Chip select input
W	Read/Write Input
Vcc	Power(+5.0V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage temperature	T _{stg}	-55 to +150	°C
Power dissipation	P _D	1	W
Short circuit output current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input low voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+2.0V at pulse width ≤ 20ns (pulse width is measured at V_{CC})

*2 : -2.0V at pulse width ≤ 20ns (pulse width is measured at V_{SS})

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input leakage current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.5V all other pins not under test=0 volts.)	I _{I(L)}	- 5	5	μA
Output leakage current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	- 5	5	μA
Output high voltage level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output low voltage level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued)

Symbol	Speed	Max	Units
		KM41C16002A	
I _{CC1}	-5	90	mA
	-6	80	mA
	-7	70	mA
	-8	60	mA
I _{CC2}	Don't care	2	mA
I _{CC3}	-5	90	mA
	-6	80	mA
	-7	70	mA
	-8	60	mA
I _{CC4}	-5	80	mA
	-6	70	mA
	-7	60	mA
	-8	50	mA
I _{CC5}	Don't care	1	mA
I _{CC6}	-5	90	mA
	-6	80	mA
	-7	70	mA
	-8	60	mA

I_{CC1} *: Operating current (\overline{RAS} and \overline{CS} cycling @t_{RC}=min.)

I_{CC2} : Standby current ($\overline{RAS}=\overline{CS}=\overline{W}=V_{IH}$)

I_{CC3} *: \overline{RAS} -only refresh current ($\overline{CS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4} *: Static Column Mode current ($\overline{RAS}=V_{IL}$, \overline{CS} , Address cycling @t_{SC}=min.)

I_{CC5} : Standby current ($\overline{RAS}=\overline{CS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6} *: \overline{CS} -before- \overline{RAS} refresh current (\overline{RAS} and \overline{CS} cycling @t_{RC}=min.)

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3} and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one Static Column mode cycle time t_{SC}.

CAPACITANCE($T_A=25^{\circ}\text{C}$, $V_{CC}=5\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A9]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CS}}$, W, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ3]	C_{DO}	-	7	pF

AC CHARACTERISTICS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, See note 1,2)

Test condition : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL} = 2.4/0.8\text{V}$, $V_{OH}/V_{OL} = 2.4/0.4\text{V}$

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90		110		130		150		ns	
Read-modify-write cycle time	t _{RWC}	110		130		155		175		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CS}}$	t _{CAC}		13		15		20		20	ns	3,4,5
Access time from column address	t _{AA}		25		30		35		40	ns	3,10
$\overline{\text{CS}}$ to output in Low-Z	t _{CLZ}	0		0		0		0		ns	3
Output buffer turn-off delay from $\overline{\text{CS}}$	t _{OFF}	0	13	0	15	0	20	0	20	ns	6
Transition time (rise and fall)	t _T	3	50	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t _{RP}	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	t _{RS}	13		15		20		20		ns	
$\overline{\text{CS}}$ hold time	t _{CS}	50		60		70		80		ns	
$\overline{\text{CS}}$ pulse width	t _{CS}	13	10K	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ delay time	t _{RCD}	20	37	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5		5		5		5		ns	
Row address set-up time	t _{ASR}	0		0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		10		ns	
Column address set-up time	t _{ASC}	0		0		0		0		ns	
Column address hold time	t _{CAH}	10		10		15		15		ns	
Column address hold time	t _{AR}	40		50		55		60		ns	14
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	25		30		35		40		ns	
Read command set-up time	t _{RCS}	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CS}}$	t _{RCH}	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		0		ns	8
Write command hold time	t _{WCH}	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t _{WCR}	40		45		55		60		ns	14
Write command pulse width	t _{WP}	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	15		15		20		20		ns	
Write command to $\overline{\text{CS}}$ lead time	t _{CWL}	13		15		20		20		ns	
Data set-up time	t _{DS}	0		0		0		0		ns	9

2

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data hold time	tDH	10		10		15		15		ns	9
Data hold time referenced to \overline{RAS}	tDHR	40		45		55		60		ns	14
Refresh period	tREF		64		64		64		64	ms	
Write command set-up time	tWCS	0		0		0		0		ns	7
\overline{CS} to \overline{W} delay time	tCWD	13		15		20		20		ns	7
\overline{RAS} to \overline{W} delay time	tRWD	50		60		70		80		ns	7
Column address to \overline{W} delay time	tAWD	25		30		35		40		ns	7
\overline{CS} set-up time (\overline{CS} -before- \overline{RAS} refresh)	tCSR	5		5		5		5		ns	
\overline{CS} hold time (\overline{CS} -before- \overline{RAS} refresh)	tCHR	10		10		10		10		ns	
\overline{RAS} to \overline{CS} precharge time	tRPC	5		5		5		5		ns	
\overline{CS} precharge time(\overline{C} - \overline{B} - \overline{R} counter test cycle)	tCPT	20		20		30		30		ns	
Static Column mode cycle time	tSC	30		35		40		45		ns	
Static Column mode read-modify-write cycle time	tSRWC	53		60		70		80		ns	
Access time from last write	tALW		50		55		65		75	ns	3,11
Output data hold time from column address	tAOH	5		5		5		5		ns	
Output data enable time from \overline{W}	tOW		35		40		45		55	ns	
\overline{CS} precharge time (Static Column cycle)	tCP	10		10		10		10		ns	
\overline{RAS} pulse width (Static Column cycle)	tRASC	50	200K	60	200K	70	200K	80	100K	ns	
\overline{CS} pulth width (Static Column cycle)	tCSC	13	200K	15	200K	20	200K	20	200K	ns	
Column address hold time referenced to \overline{RAS} rising	tAH	5		5		5		5		ns	
Last write to column address delay time	tLWAD	20	25	20	25	25	30	25	35	ns	
Last write to column address hold time	tAHLW	50		55		65		75		ns	
Write command inactive time	tWI	10		10		10		10		ns	
Write address hold time referenced to \overline{RAS}	tAWR	40		45		55		60		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		10		ns	
Write command hold time(Test mode in)	tWTH	10		10		10		10		ns	
\overline{W} to \overline{RAS} precharge time(\overline{C} - \overline{B} - \overline{R} refresh)	tWRP	10		10		10		10		ns	
\overline{W} to \overline{RAS} hold time(\overline{C} - \overline{B} - \overline{R} refresh)	tWRH	10		10		10		10		ns	

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	140		160		190		210		ns	
Access time from $\overline{\text{RAS}}$	tRAC		55		65		75		85	ns	3,4,10
Access time from $\overline{\text{CS}}$	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,10
$\overline{\text{RAS}}$ pulse width	tRAS	55	10K	65	10K	75	10K	85	10K	ns	
$\overline{\text{CS}}$ pulse width	tCS	18	10K	20	10K	25	10K	25	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	20		20		25		25		ns	
$\overline{\text{CS}}$ hold time	tCSH	55		65		75		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		45		ns	
$\overline{\text{CS}}$ to $\overline{\text{W}}$ delay time	tCWD	18		20		25		25		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	55		65		75		85		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	30		35		40		45		ns	7
Static Column mode cycle time	tSC	35		40		45		50		ns	
Static Column mode read-modify-write cycle time	tSRWC	58		65		75		85		ns	
$\overline{\text{RAS}}$ pulse width (Static Column cycle)	tRASC	55	200K	65	200K	75	200K	85	200K	ns	
Access time form last write	tALW		55		60		70		80	ns	3,11

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{RWD} \geq t_{RWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. t_{AR} , t_{WCR} , and t_{DHR} are referenced to $t_{RAD}(\text{MAX})$.

4M x 4 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 4,194,304 x 4 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage(+5.0V or +3.3V), refresh cycle(2K Ref. or 4K Ref.), access time(-5, -6, -7 or -8), power consumption(Normal, Low power or Super-Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in L & SL version.

This 4Mx4 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for high level computer, microcomputer and personal computer.



FEATURES

• Part Identification

- KM44C4000A/AL/ASL (5V, 4K Ref.)
- KM44C4100A/AL/ASL (5V, 2K Ref.)
- KM44V4000A/AL/ASL (3.3V, 4K Ref.)
- KM44V4100A/AL/ASL (3.3V, 2K Ref.)

• Active Power Dissipation

Unit : mW

Speed	3.3V		5V	
	4K	2K	4K	2K
-5	-	-	495	605
-6	288	360	440	550
-7	252	324	385	495
-8	216	288	330	440

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability(L & SL - ver)
- Fast parallel test mode capability
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply(5V product)
- Single +3.3V±0.3V power supply(3.3V product)


• Refresh cycles

Part NO.	Vcc	Refresh cycle	Refresh period		
			Normal	L	SL
C4000A	5V	4K	64ms	128ms	256ms
V4000A	3.3V				
C4100A	5V	2K	32ms		
V4100A	3.3V				

• Performance range:


Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{PC}	Remark
-5	50ns	13ns	90ns	35ns	5V Only
-6	60ns	15ns	110ns	40ns	5V/3.3V
-7	70ns	20ns	130ns	45ns	5V/3.3V
-8	80ns	20ns	150ns	50ns	5V/3.3V

FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)




J : 400 mil 24(28) SOJ




T : 400 mil 24(28) TSOP II




TR : 400 mil 24(28) TSOP II(Rev.)



K : 300 mil 24(26) SOJ



S : 300 mil 24(26) TSOP II



SR : 300 mil 24(26) TSOP II(Rev.)

* A11 is N.C for KM44C/V4100A(5V/3.3V, 2K Ref. product)

Pin Name	Pin Function
A0 - A11	Address Inputs(4K Product)
A0 - A10	Address Inputs(2K Product)
DQ0 -3	Data In/Out
V _{ss}	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
V _{cc}	Power(+5.0V)
	Power(+3.3V)
N.C	No Connection(2K Refresh)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	1	1	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3* ¹	2.4	-	V _{CC} +1* ¹	V
Input Low Voltage	V _{IL}	-0.3* ²	-	0.8	-1.0* ²	-	0.8	V

*1 : V_{CC} + 1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}.

*2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.3V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	- 5	5	μA
	Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.5V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	- 5	5	μA
	Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued.)

Symbol	Power	Speed	Max				Units
			KM44V4000A	KM44V4100A	KM44C4000A	KM44C4100A	
Icc1	Don't care	-5	-	-	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
		-8	60	80	60	80	mA
Icc2	Normal L/SL	Don't care	2	2	2	2	mA
			1	1	1	1	mA
Icc3	Don't care	-5	-	-	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
		-8	60	80	60	80	mA
Icc4	Don't care	-5	-	-	80	90	mA
		-6	70	80	70	80	mA
		-7	60	70	60	70	mA
		-8	50	60	50	60	mA
Icc5	Normal L SL	Don't care	1	1	1	1	mA
			300	300	300	300	μA
			200	200	200	200	μA
Icc6	Don't care	-5	-	-	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
		-8	60	80	60	80	mA
Icc7	L SL	Don't care	450	400	450	400	μA
			350	300	350	300	μA
Icc8	L/SL	Don't care	250	250	300	300	μA

Icc1* : Operating Current (\overline{RAS} and \overline{CAS} cycling @tRC=min.)

Icc2 : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

Icc3* : \overline{RAS} -only Refresh Current ($\overline{CAS}=V_{IH}$, \overline{RAS} cycling @tRC=min.)

Icc4* : Fast Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @tPC=min.)

Icc5 : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

Icc6* : \overline{CAS} -Before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{CAS} cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, $\overline{CAS}=0.2V$

Din = Don't care, tRC= 31.25μs(4K/L-ver), 62.5μs(4K/SL-ver, 2K/L-ver), 125μs(2K/SL-ver),

tRAS=tRASmin~300 ns

Icc8 : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$, $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$ or $0.2V$, DQ0 ~ DQ3= $V_{CC}-0.2V$, $0.2V$ or Open

* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In Icc4, address can be changed maximum once within one fast page mode cycle time tPC.

KM44C4000A, KM44C4100A
KM44V4000A, KM44V4100A

CMOS DRAM

CAPACITANCE($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$ or 3.3V , $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A11]	C_{IN1}	-	5	pF
Input capacitance [RAS, CAS, W, OE]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ3]	C_{DO}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 1,2)

Test condition(5V device) : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8\text{V}$, $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition(3.3V device) : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{IH}/V_{IL}=2.0/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Parameter	Symbol	- 5*1		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		150		ns	
Read-modify-write cycle time	tRWC	133		155		185		205		ns	
Access time from RAS	tRAC		50		60		70		80	ns	3,4,10
Access time from CAS	tCAC		13		15		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,10
CAS to output in Low-Z	tCLZ	0		0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	13	0	15	0	20	0	20	ns	6
Transition time (rise and fall)	tT	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	30		40		50		60		ns	
RAS pulse width	tRAS	50	10K	60	10K	70	10K	80	10K	ns	
RAS hold time	tRSH	13		15		20		20		ns	
CAS hold time	tCSH	50		60		70		80		ns	
CAS pulse width	tCAS	13	10K	15	10K	20	10K	20	10K	ns	
RAS to CAS delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	10
CAS to RAS precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to RAS	tAR	40		45		55		60		ns	15
Column address to RAS lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to CAS	tRCH	0		0		0		0		ns	8
Read command hold time referenced to RAS	tRRH	0		0		0		0		ns	
Write command hold time	tWCH	10		10		15		15		ns	
Write command hold time referenced to RAS	tWCR	40		45		55		60		ns	15
Write command pulse width	tWP	10		10		15		15		ns	
Write command to RAS lead time	tRWL	15		15		20		20		ns	
Write command to CAS lead time	tCWL	13		15		20		20		ns	

Note) *1 : 5V only



AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5 ^{*1}		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		0		ns	9
Data hold time	tDH	10		10		15		15		ns	9
Data hold time referenced to RAS	tDHR	40		45		55		60		ns	15
Refresh period(2K, Normal)	tREF		32		32		32		32	ms	
Refresh period(4K, Normal)	tREF		64		64		64		64	ms	
Refresh period(L-ver)	tREF		128		128		128		128	ms	
Refresh period(SL-ver)	tREF		256		256		256		256	ms	
Write command set-up time	tWCS	0		0		0		0		ns	7
CAS to \bar{W} delay time	tCWD	36		40		50		50		ns	7
RAS to \bar{W} delay time	tRWD	73		85		100		110		ns	7
Column address to \bar{W} delay time	tAWD	48		55		65		70		ns	7
CAS precharge to \bar{W} delay time	tCPWD	53		60		70		75		ns	
CAS set-up time (CAS-before-RAS refresh)	tCSR	5		5		5		5		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		15		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		20		30		30		ns	3
Access time from CAS precharge	tCPA		30		35		40		45	ns	
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		105		ns	
CAS precharge time (Fast page cycle)	tCP	10		10		10		10		ns	
RAS pulse width (Fast page cycle)	tRASP	50	200K	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
\bar{OE} access time	tOEA		13		15		20		20	ns	
\bar{OE} to data delay	tOED	13		15		20		20		ns	
Out put buffer turn off delay time from \bar{OE}	tOEZ	0	13	0	15	0	20	0	20	ns	
\bar{OE} command hold time	tOEH	13		15		20		20		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		10		ns	11
Write command hold time(Test mode in)	tWTH	10		10		10		10		ns	11
W to RAS precharge time(C-B-R refresh)	tWRP	10		10		10		10		ns	
W to RAS hold time(C-B-R refresh)	tWRH	10		10		10		10		ns	
RAS pulse width(C-B-R self refresh)	tRASS	100		100		100		100		us	14
RAS precharge time (C-B-R self refresh)	tRPS	90		110		130		150		ns	14
CAS hold time (C-B-R self refresh)	tCHS	-50		-50		-50		-50		ns	14

Note) *1 : 5V only

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5 ¹		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	95		115		135		155		ns	
Read-modify-write cycle time	t _{RWC}	138		160		190		210		ns	
Access time from RAS	t _{RAC}		55		65		75		85	ns	3,4,10
Access time from CAS	t _{CAC}		18		20		25		25	ns	3,4,5
Access time from column address	t _{AA}		30		35		40		45	ns	3,10
RAS pulse width	t _{RAS}	55	10K	65	10K	75	10K	85	10K	ns	
CAS pulse width	t _{CAS}	18	10K	20	10K	25	10K	25	10K	ns	
RAS hold time	t _{RS_H}	18		20		25		25		ns	
CAS hold time	t _{CS_H}	55		65		75		85		ns	
Column address to RAS lead time	t _{RAL}	30		35		40		45		ns	
CAS to \bar{W} delay time	t _{CWD}	41		45		55		55		ns	7
RAS to \bar{W} delay time	t _{RWD}	78		90		105		115		ns	7
Column address to \bar{W} delay time	t _{AWD}	53		60		70		75		ns	7
Fast Page mode cycle time	t _{PC}	40		45		50		55		ns	
Fast page mode read-modify-write cycle time	t _{PRWC}	81		90		105		110		ns	
RAS pulse width (Fast page cycle)	t _{RASP}	55	200K	65	200K	75	200K	85	200K	ns	
Access time form CAS precharge	t _{CPA}		35		40		45		50	ns	3
OE access time	t _{OEA}		18		20		25		25	ns	
OE to data delay	t _{OED}	18		20		25		25		ns	
OE command hold time	t _{OEH}	18		20		25		25		ns	

Note) *1 : 5V only

2

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. 4096 (4K Ref.)/2048(2K Ref.) cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
15. t_{AR} , t_{WCR} , and t_{DHR} are referenced to $t_{RAD}(\max)$.

4M x 4 Bit CMOS Dynamic RAM with Static Column Mode

DESCRIPTION

This is a family of 4,194,304 x 4 bit Static Column Mode CMOS DRAMs. Static Column Mode offers high speed random access of memory cells within the same row. Refresh cycle(2K Ref. or 4K Ref.), access time(-5, -6, -7 or -8) and package type (SOJ or TSOP-II) are optional features of this family. All of this family have CS-before-RAS Refresh, RAS-only refresh and Hidden Refresh capabilities. This 4Mx4 Static Column Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width and high reliability. It may be used as main memory unit for high level computer and high performance microprocessor systems.



FEATURES

- Part Identification
 - KM44C4002A(5V, 4K Ref.)
 - KM44C4102A(5V, 2K Ref.)
- Active Power Dissipation
 - Static Column Mode operation
 - CS-before-RAS refresh capability
 - RAS-only and Hidden refresh capability
 - Fast parallel test mode capability
 - TTL compatible inputs and outputs
 - Early Write or Output enable controlled write
 - JEDEC Standard pinout
 - Available in Plastic SOJ and TSOP(II) packages
 - Single +5V±10% power supply

Unit : mW

Speed	Power dissipation	
	4 K	2 K
-5	495	605
-6	440	550
-7	385	495
-8	330	440


Refresh cycles

	Refresh cycle	Refresh Period
KM44C4002A	4K	64ms
KM44C4102A	2K	32ms

Performance range:

Speed	tRAC	tCAC	tRC	tSC
-5	50ns	13ns	90ns	30ns
-6	60ns	15ns	110ns	35ns
-7	70ns	20ns	130ns	40ns
-8	80ns	20ns	150ns	45ns


FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO. LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

• KM44C40(1)02AJ




J : 400 mil 24(28) SOJ

• KM44C40(1)02AT




T : 400 mil 24(28) TSOP II

• KM44C40(1)02ATR




TR : 400 mil 24(28) TSOP II(Rev.)

• KM44C40(1)02AK




K : 300 mil 24(26) SOJ

• KM44C40(1)02AS



S : 300 mil 24(26) TSOP II

• KM44C40(1)02ASR



SR : 300 mil 24(26) TSOP II(Rev.)

* A11 is N.C for KM44C4102A(5V, 2K Ref. product)

Pin Name	Pin Function
A0 - A11	Address Inputs(4K Product)
A0 - A10	Address Inputs(2K Product)
DQ0~3	Data in/out
Vss	Ground
RAS	Row Address Strobe
CS	Chip select input
W	Read/Write Input
OE	Data Output Enable
Vcc	Power(+5.0V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} ,V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage temperature	T _{stg}	-55 to +150	°C
Power dissipation	P _D	1	W
Short circuit output current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input low voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+2.0V at pulse width ≤ 20ns (pulse width is measured at V_{CC})

*2 : -2.0V at pulse width ≤ 20ns (pulse width is measured at V_{SS})

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input leakage current (Any input 0≤V _{IN} ≤V _{CC} +0.5V all other pins not under test=0 volts.)	I _{I(L)}	- 5	5	μA
Output leakage current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	μA
Output high voltage level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output low voltage level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued)

Symbol	Speed	Max		Units
		KM44C4002A	KM44C4102A	
I _{CC1}	-5	90	110	mA
	-6	80	100	mA
	-7	70	90	mA
	-8	60	80	mA
I _{CC2}	Don't care	2	2	mA
I _{CC3}	-5	90	110	mA
	-6	80	100	mA
	-7	70	90	mA
	-8	60	80	mA
I _{CC4}	-5	80	90	mA
	-6	70	80	mA
	-7	60	70	mA
	-8	50	60	mA
I _{CC5}	Don't care	1	1	mA
I _{CC6}	-5	90	110	mA
	-6	80	100	mA
	-7	70	90	mA
	-8	60	80	mA

I_{CC1} *: Operating current (\overline{RAS} and \overline{CS} cycling @t_{RC}=min.)

I_{CC2} : Standby current ($\overline{RAS}=\overline{CS}=\overline{W}=V_{IH}$)

I_{CC3} *: \overline{RAS} -only refresh current ($\overline{CS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4} *: Static Column Mode current ($\overline{RAS}=V_{IL}$, \overline{CS} , Address cycling @t_{SC}=min.)

I_{CC5} : Standby current ($\overline{RAS}=\overline{CS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6} *: \overline{CS} -before- \overline{RAS} refresh current (\overline{RAS} and \overline{CS} cycling @t_{RC}=min.)

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3} and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one Static Column mode cycle time t_{SC}.

CAPACITANCE($T_A=25^{\circ}C, V_{CC}=5V, f=1MHz$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A9]	C_{IN1}	-	5	pF
Input capacitance [\overline{RAS} , \overline{CS} , W, \overline{OE}]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ3]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^{\circ}C \leq T_A \leq 70^{\circ}C$, See note 1,2)

Test condition : $V_{CC}=5.0V \pm 10\%$, $V_{IH}/V_{IL} = 2.4/0.8V$, $V_{OH}/V_{OL} = 2.4/0.4V$

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		150		ns	
Read-modify-write cycle time	tRWC	133		155		185		205		ns	
Access time from \overline{RAS}	tRAC		50		60		70		80	ns	3,4,10
Access time from \overline{CS}	tCAC		13		15		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,10
\overline{CS} to output in Low-Z	tCLZ	0		0		0		0		ns	3
Output buffer turn-off delay from \overline{CS}	tOFF	0	13	0	15	0	20	0	20	ns	6
Transition time (rise and fall)	tT	3	50	3	50	3	50	3	50	ns	2
\overline{RAS} precharge time	tRP	30		40		50		60		ns	
\overline{RAS} pulse width	tRAS	50	10K	60	10K	70	10K	80	10K	ns	
\overline{RAS} hold time	tRSH	13		15		20		20		ns	
\overline{CS} hold time	tCSH	50		60		70		80		ns	
\overline{CS} pulse width	tCS	13	10K	15	10K	20	10K	20	10K	ns	
\overline{RAS} to \overline{CS} delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
\overline{RAS} to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	10
\overline{CS} to \overline{RAS} precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to \overline{RAS}	tAR	40		50		55		60		ns	14
Column address to \overline{RAS} lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to \overline{CS}	tRCH	0		0		0		0		ns	8
Read command hold time referenced to \overline{RAS}	tRRH	0		0		0		0		ns	8
Write command hold time	tWCH	10		10		15		15		ns	
Write command hold time referenced to \overline{RAS}	tWCR	40		45		55		60		ns	14
Write command pulse width	tWP	10		10		15		15		ns	
Write command to \overline{RAS} lead time	tRWL	15		15		20		20		ns	
Write command to \overline{CS} lead time	tCWL	13		15		20		20		ns	
Data set-up time	tDS	0		0		0		0		ns	9

2

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data hold time	tDH	10		10		15		15		ns	9
Data hold time referenced to $\overline{\text{RAS}}$	tDHR	40		45		55		60		ns	14
Refresh period(2K Ref.)	tREF		32		32		32		32	ms	
Refresh period(4K Ref.)	tREF		64		64		64		64	ms	
Write command set-up time	tWCS	0		0		0		0		ns	7
$\overline{\text{CS}}$ to $\overline{\text{W}}$ delay time	tCWD	36		40		50		50		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	73		85		100		110		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	48		55		65		70		ns	7
$\overline{\text{CS}}$ set-up time ($\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	5		5		5		5		ns	
$\overline{\text{CS}}$ hold time ($\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ precharge time	tRPC	5		5		5		5		ns	
$\overline{\text{CS}}$ precharge time($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ counter test cycle)	tCPT	20		20		30		30		ns	
Static Column mode cycle time	tSC	30		35		40		45		ns	
Static Column mode read-modify-write cycle time	tSRWC	76		85		100		110		ns	
Access time from last write	tALW		50		55		65		75	ns	3,11
Output data hold time from column address	tAOH	5		5		5		5		ns	
Output data enable time from $\overline{\text{W}}$	tOW		35		40		45		55	ns	
$\overline{\text{CS}}$ precharge time (Static Column cycle)	tCP	10		10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Static Column cycle)	tRASC	50	200K	60	200K	70	200K	80	100K	ns	
$\overline{\text{CS}}$ pulth width (Static Column cycle)	tCSC	13	200K	15	200K	20	200K	20	200K	ns	
Column address hold time referenced to $\overline{\text{RAS}}$ rising	tAH	5		5		5		5		ns	
Last write to column address delay time	tLWAD	20	25	20	25	25	30	25	35	ns	
Last write to column address hold time	tAHLW	50		55		65		75		ns	
Write command inactive time	tWI	10		10		10		10		ns	
Write address hold time referenced to $\overline{\text{RAS}}$	tAWR	40		45		55		60		ns	
$\overline{\text{OE}}$ access time	tOEA		13		15		20		20	ns	
$\overline{\text{OE}}$ to data delay	tOED	13		15		20		20		ns	
Output buffer turn off delay from $\overline{\text{OE}}$	tOEZ	0	13	0	15	0	20	0	20	ns	
$\overline{\text{OE}}$ command hold time	tOEH	13		15		20		20		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		10		ns	
Write command hold time(Test mode in)	tWTH	10		10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	tWRP	10		10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	tWRH	10		10		10		10		ns	

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	138		160		190		210		ns	
Access time from \overline{RAS}	tRAC		55		65		75		85	ns	3,4,10
Access time from \overline{CS}	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,10
\overline{RAS} pulse width	tRAS	55	10K	65	10K	75	10K	85	10K	ns	
\overline{CS} pulse width	tCS	18	10K	20	10K	25	10K	25	10K	ns	
\overline{RAS} hold time	tRSH	20		20		25		25		ns	
\overline{CS} hold time	tCSH	55		65		75		85		ns	
Column address to \overline{RAS} lead time	tRAL	30		35		40		45		ns	
\overline{CS} to \overline{W} delay time	tCWD	45		45		55		55		ns	7
\overline{RAS} to \overline{W} delay time	tRWD	80		90		105		115		ns	7
Column address to \overline{W} delay time	tAWD	55		60		70		75		ns	7
Static Column mode cycle time	tSC	35		40		45		50		ns	
Static Column mode read-modify-write cycle time	tSRWC	81		90		105		110		ns	
\overline{RAS} pulse width (Static Column cycle)	tRASC	55	100K	65	100K	75	100K	85	100K	ns	
Access time form last write	tALW		55		60		70		80	ns	3,11
\overline{OE} access time	tOEA		18		20		25		30	ns	
\overline{OE} to data delay	tOED	18		20		25		25		ns	
\overline{OE} command hold time	tOEH	18		20		25		25		ns	

2

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
5. Assumes that tRCD \geq tRCD(max).
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. tWCS, tRWD, tCWD and tAWD are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If tWCS \geq tWCS(min), the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tCWD \geq tCWD(min), tRWD \geq tRWD(min) and tAWD \geq tAWD(min), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either tRCH or tRRH must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. tOFF(max) and tOEZ(max) defines the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. tAR, tWCR, and tDHR are referenced to tRAD(MAX).

4M x 4 Bit CMOS Quad CAS DRAM with Fast Page Mode

DESCRIPTION

This is a family of 4,194,304 x 4 bit Fast Page Mode Quad $\overline{\text{CAS}}$ DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(2K Ref. or 4K Ref.), access time(-5, -6, -7 or -8), power consumption(Normal, Low power or Super-Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in L & SL version.

This 4Mx4 Fast Page mode Quad $\overline{\text{CAS}}$ DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



FEATURES

- Part Identification
 - KM44C4003A/AL/ASL (5V, 4K Ref.)
 - KM44C4103A/AL/ASL (5V, 2K Ref.)
- Active Power Dissipation Unit : mW

Speed	Refresh Cycle	
	4K	2K
-5	495	605
-6	440	550
-7	385	495
-8	330	440
- Fast Page Mode operation
- Four separate $\overline{\text{CAS}}$ pins provide for separate I/O operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability(L & SL ver)
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V \pm 10% power supply


• Refresh cycles

Part NO.	Refresh cycle	Refresh period		
		Normal	L	SL
C4002A	4K	64ms	128ms	256ms
C4102A	2K	32ms		

• Performance range:

Speed	tRAC	tCAC	tRC	tPC
-5	50ns	13ns	90ns	35ns
-6	60ns	15ns	110ns	40ns
-7	70ns	20ns	130ns	45ns
-8	80ns	20ns	150ns	50ns


FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)


• KM44C40(1)03AJ/ALJ/ASLJ



• KM44C40(1)03AT/ALT/ASLT



• KM44C40(1)03ATR/ALTR/ASLTR



* Note : () --> 2K Product

Pin Name	Pin Function
A0 - A11	Address Inputs(4K product)
A0 - A10	Address Inputs(2K product)
DQ0 - 3	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS0-CAS3	Column Address Strobe
W	Read/Write Input
OE	Data Output Enable
Vcc	Power(+5.0V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	-	V _{CC} +1*1	V
Input Low Voltage	V _{IL}	-1.0*2	-	0.8	V

*1 : V_{CC}+2.0V at pulse width ≤ 20ns, Pulse width is measured at V_{CC}.

*2 : -2.0V at pulse width ≤ 20ns, Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.5V all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	- 5	5	μA
Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued.)

Symbol	Power	Speed	Max		Units
			KM44C4003A	KM44C4103A	
I _{CC1}	Don't care	-5	90	110	mA
		-6	80	100	mA
		-7	70	90	mA
		-8	60	80	mA
I _{CC2}	Normal L/SL	Don't care	2	2	mA
			1	1	mA
I _{CC3}	Don't care	-5	90	110	mA
		-6	80	100	mA
		-7	70	90	mA
		-8	60	80	mA
I _{CC4}	Don't care	-5	80	90	mA
		-6	70	80	mA
		-7	60	70	mA
		-8	50	60	mA
I _{CC5}	Normal L SL	Don't care	1	1	mA
			300	300	μA
			200	200	μA
I _{CC6}	Don't care	-5	90	110	mA
		-6	80	100	mA
		-7	70	90	mA
		-8	60	80	mA
I _{CC7}	L SL	Don't care	450	400	μA
			350	300	μA
I _{CC8}	L/SL	Don't care	300	300	μA

I_{CC1}* : Operating Current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC2} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3}* : \overline{RAS} -only Refresh Current ($\overline{CAS}=V_{IH}$, \overline{RAS} cycling @t_{RC}=min.)

I_{CC4}* : Static Column Mode Current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @t_{PC}=min.)

I_{CC5} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : \overline{CAS} -Before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})=V_{CC}-0.2V, Input low voltage(V_{IL})=0.2V, $\overline{CAS}=0.2V$

Din = Don't care, T_{RC} = 31.25μs(4K/L-ver), 62.5μs(4K/SL-ver, 2K/L-ver), 125μs(2K/SL-ver) ,

T_{RAS}=T_{RASmin}~300 ns

I_{CC8} : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$, $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$ or 0.2V, DQ0 ~ DQ3= V_{CC}-0.2V, 0.2V or Open

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one fast page mode cycle time t_{PC}.

CAPACITANCE (T_A=25°C, V_{CC}=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A11]	C _{IN1}	-	5	pF
Input capacitance [RAS, CASx, W, OE]	C _{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ3]	C _{DQ}	-	7	pF

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, See note 1,2)

Test condition : V_{CC}=5.0V±10%, V_{ih}/V_{il}=2.4/0.8V, V_{oh}/V_{ol}=2.4/0.4V

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90		110		130		150		ns	
Read-modify-write cycle time	t _{RWC}	133		155		185		205		ns	
Access time from RAS	t _{RAC}		50		60		70		80	ns	3,4,10
Access time from CAS	t _{CAC}		13		15		20		20	ns	3,4,5,18
Access time from column address	t _{AA}		25		30		35		40	ns	3,10
CAS to output in Low-Z	t _{CLZ}	0		0		0		0		ns	3,18
Output buffer turn-off delay	t _{OFF}	0	13	0	15	0	20	0	20	ns	7,18
Transition time (rise and fall)	t _T	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	t _{RP}	30		40		50		60		ns	
RAS pulse width	t _{RAS}	50	10K	60	10K	70	10K	80	10K	ns	
RAS hold time	t _{RSH}	13		15		20		20		ns	16
CAS hold time	t _{CSH}	50		60		70		80		ns	17
CAS pulse width	t _{CAS}	13	10K	15	10K	20	10K	20	10K	ns	23
RAS to CAS delay time	t _{RCD}	20	37	20	45	20	50	20	60	ns	4,16
RAS to column address delay time	t _{RAD}	15	25	15	30	15	35	15	40	ns	10
CAS to RAS precharge time	t _{CRP}	5		5		5		5		ns	17
Row address set-up time	t _{ASR}	0		0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		10		ns	
Column address set-up time	t _{ASC}	0		0		0		0		ns	16
Column address hold time	t _{CAH}	10		10		15		15		ns	16
Column address hold time referenced to RAS	t _{AR}	40		45		55		60		ns	25
Column address to RAS lead time	t _{RAL}	25		30		35		40		ns	
Read command set-up time	t _{RCs}	0		0		0		0		ns	16
Read command hold time referenced to CAS	t _{RCH}	0		0		0		0		ns	8,17
Read command hold time referenced to RAS	t _{RRH}	0		0		0		0		ns	8
Write command hold time	t _{WCH}	10		10		15		15		ns	24
Write command hold time referenced to RAS	t _{WCR}	40		45		15		15		ns	25
Write command pulse width	t _{WP}	10		10		55		60		ns	
Write command to RAS lead time	t _{RWL}	15		15		20		20		ns	
Write command to CAS lead time	t _{CWL}	13		15		20		20		ns	17



AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		0		ns	9
Data hold time	tDH	10		10		15		15		ns	9
Data hold time referenced to RAS	tDHR	40		45		55		60		ns	25
Refresh period(2K, Normal)	tREF		32		32		32		32	ms	
Refresh period(4K, Normal)	tREF		64		64		64		64	ms	
Refresh period(L-ver)	tREF		128		128		128		128	ms	
Refresh period(SL-ver)	tREF		256		256		256		256	ms	
Write command set-up time	tWCS	0		0		0		0		ns	7,16
CAS to W delay time	tCWD	36		40		50		50		ns	7,16
RAS to W delay time	tRWD	73		85		100		110		ns	7
Column address to W delay time	tAWD	48		55		65		70		ns	7
CAS set-up time (CAS-before-RAS refresh)	tCSR	5		5		5		5		ns	16
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		15		15		ns	17
RAS to CAS precharge time	tRPC	5		5		5		5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		20		30		30		ns	
Access time from CAS precharge	tCPA		30		35		40		45	ns	3,18
Fast Page mode cycle time	tPC	35		40		45		50		ns	19
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		105		ns	19
CAS precharge time (Fast page cycle)	tCP	10		10		10		10		ns	20
RAS pulse width (Fast page cycle)	tRASP	50	200K	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
OE access time	tOEA		13		15		20		20	ns	21
OE to data delay	tOED	13		15		20		20		ns	22
CAS precharge to W delay time	tCPWD	53		60		70		75		ns	
Out put buffer turn off delay time from OE	tOEZ	0	15	0	15	0	20	0	20	ns	
OE command hold time	tOEH	13		15		20		20		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		10		ns	
Write command hold time(Test mode in)	tWTH	10		10		10		10		ns	
W to RAS precharge time(C-B-R refresh)	tWRP	10		10		10		10		ns	
W to RAS hold time(C-B-R refresh)	tWRH	10		10		10		10		ns	
RAS pulse width(C-B-R self refresh)	tRASS	100		100		100		100		us	14
RAS precharge time (C-B-R self refresh)	tRPS	90		110		130		150		ns	14
CAS hold time (C-B-R self refresh)	tCHS	-50		-50		-50		-50		ns	14
Hold time CAS low to CAS high	tCLCH	5		5		5		5		ns	15

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5		-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	138		160		190		210		ns	
Access time from $\overline{\text{RAS}}$	tRAC		55		65		75		85	ns	3,4,10,12
Access time from $\overline{\text{CAS}}$	tCAC		18		20		25		25	ns	3,4,5,12
Access time from column address	tAA		30		35		40		45	ns	3,10
$\overline{\text{RAS}}$ pulse width	tRAS	55	10K	65	10K	75	10K	85	10K	ns	
$\overline{\text{CAS}}$ pulse width	tCAS	18	10K	20	10K	25	10K	25	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	18		20		25		25		ns	
$\overline{\text{CAS}}$ hold time	tCSH	55		65		75		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		45		ns	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	41		45		55		55		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	78		90		105		115		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	53		60		70		75		ns	7
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast page mode read-modify-write cycle time	tPRWC	81		90		105		110		ns	
$\overline{\text{RAS}}$ pulse width (Fast page cycle)	tRASP	55	200K	65	200K	75	200K	85	200K	ns	
Access time form $\overline{\text{CAS}}$ precharge	tCPA		35		40		45		50	ns	3
$\overline{\text{OE}}$ access time	tOEA		18		20		25		25	ns	
$\overline{\text{OE}}$ to data delay	tOED	18		20		25		25		ns	
$\overline{\text{OE}}$ command hold time	tOEH	18		20		25		25		ns	

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. 4096(4K Ref.)/2048(2K Ref.) cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
15. In order to hold the address latched by the first \overline{CAS} going low, the parameter t_{CLCH} must be met.
16. The first \overline{CASx} edge to transition low.
17. The last \overline{CASx} edge to transition high.
18. Output parameter is referenced to corresponding \overline{CASx} input.
19. Last rising \overline{CASx} edge to next cycle's last rising \overline{CASx} edge.
20. Last rising \overline{CASx} edge to first falling \overline{CAS} edge.
21. First DQx controlled by the first \overline{CASx} to go low.
22. Last DQx controlled by the last \overline{CASx} to go high.
23. Each \overline{CASx} must meet minimum pulse width.
24. Last \overline{CASx} to go low.
25. t_{AR} , t_{WCR} , and t_{DHR} are referenced to $t_{RAD}(\max)$.

4M x 4 Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 4,194,304 x 4 bit Extended Data Out CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row, so called Hyper Page Mode. Power supply voltage(+5.0V or +3.3V), refresh cycle(2K Ref. or 4K Ref.), access time(-5, -6, -7 or -8), power consumption(Normal, Low power or Super-Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in L & SL version.

This 4Mx4 EDO DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for high level computer, microcomputer and personal computer.



FEATURES

• Part Identification

- KM44C4004A/AL/ASL (5V, 4K Ref.)
- KM44C4104A/AL/ASL (5V, 2K Ref.)
- KM44V4004A/AL/ASL (3.3V, 4K Ref.)
- KM44V4104A/AL/ASL (3.3V, 2K Ref.)

• Active Power Dissipation

Unit : mW

Speed	3.3V		5V	
	4K	2K	4K	2K
-5	-	-	495	605
-6	288	360	440	550
-7	252	324	385	495
-8	216	288	330	440

- Extended Data Out mode operation (Fast Page Mode with Extended data out)
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability(L & SL - ver)
- Fast parallel test mode capability
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply(5V product)
- Single +3.3V±0.3V power supply(3.3V product)


• Refresh cycles

Part NO.	Vcc	Refresh cycle	Refresh period		
			Normal	L	SL
C4004A	5V	4K	64ms	128ms	256ms
V4004A	3.3V				
C4104A	5V	2K	32ms	128ms	256ms
V4104A	3.3V				

• Performance range:


Speed	tRAC	tCAC	tRC	tHPC	Remark
-5	50ns	13ns	90ns	20ns	5V Only
-6	60ns	15ns	110ns	25ns	5V/3.3V
-7	70ns	20ns	130ns	30ns	5V/3.3V
-8	80ns	20ns	150ns	35ns	5V/3.3V

FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)




J : 400 mil 24(28) SOJ




T : 400 mil 24(28) TSOP II




TR : 400 mil 24(28) TSOP II(Rev.)



K : 300 mil 24(26) SOJ



S : 300 mil 24(26) TSOP II



SR : 300 mil 24(26) TSOP II(Rev.)

* A11 is N.C for KM44C/V4104A(5V/3.3V, 2K Ref. product)

Pin Name	Pin Function
A0 - A11	Address Inputs(4K Product)
A0 - A10	Address Inputs(2K Product)
DQ0 -3	Data In/Out
V _{SS}	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
V _{CC}	Power(+5.0V)
	Power(+3.3V)
N.C	No Connection(2K Refresh)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	1	1	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3 ^{*1}	2.4	-	V _{CC} +1 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC} + 1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}.

*2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.3V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	- 5	5	μA
	Output High Voltage Level (I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level (I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.5V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	- 5	5	μA
	Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued.)

Symbol	Power	Speed	Max				Units
			KM44V4004A	KM44V4104A	KM44C4004A	KM44C4104A	
Icc1	Don't care	-5	-	-	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
		-8	60	80	60	80	mA
Icc2	Normal L/SL	Don't care	2	2	2	2	mA
			1	1	1	1	mA
Icc3	Don't care	-5	-	-	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
		-8	60	80	60	80	mA
Icc4	Don't care	-5	-	-	100	110	mA
		-6	90	100	90	100	mA
		-7	80	90	80	90	mA
		-8	70	80	70	80	mA
Icc5	Normal L SL	Don't care	1	1	1	1	mA
			300	300	300	300	μA
			200	200	200	200	μA
Icc6	Don't care	-5	-	-	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
		-8	60	80	60	80	mA
Icc7	L SL	Don't care	450	400	450	400	μA
			350	300	350	300	μA
Icc8	L/SL	Don't care	250	250	300	300	μA

Icc1* : Operating Current (\overline{RAS} and \overline{CAS} cycling @tRC=min.)

Icc2 : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

Icc3* : \overline{RAS} -only Refresh Current ($\overline{CAS}=V_{IH}$, \overline{RAS} cycling @tRC=min.)

Icc4* : Hyper Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @tHPC=min.)

Icc5 : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

Icc6* : \overline{CAS} -Before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{CAS} cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, $\overline{CAS}=0.2V$

Din = Don't care, $T_{RC} = 31.25\mu s(4K/L-ver)$, $62.5\mu s(4K/SL-ver)$, $125\mu s(2K/SL-ver)$,

$T_{RAS}=T_{RASmin}\sim 300$ ns

Icc8 : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$, $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$ or $0.2V$, $DQ0 \sim DQ3 = V_{CC}-0.2V$, $0.2V$ or Open

* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In Icc4, address can be changed maximum once within one hyper page mode cycle time tHPC.

CAPACITANCE($T_A=25^{\circ}C$, $V_{CC}=5V$ or $3.3V$, $f=1MHz$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A11]	C_{IN1}	-	5	pF
Input capacitance [\overline{RAS} , \overline{CAS} , \overline{W} , \overline{OE}]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ3]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^{\circ}C \leq T_A \leq 70^{\circ}C$, See note 1,2)

Test condition(5V device) : $V_{CC}=5.0V \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8V$, $V_{OH}/V_{OL}=2.0/0.8V$

Test condition(3.3V device) : $V_{CC}=3.3V \pm 0.3V$, $V_{IH}/V_{IL}=2.0/0.8V$, $V_{OH}/V_{OL}=2.0/0.8V$

Parameter	Symbol	-5 ^{*1}		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	84		104		124		144		ns	
Read-modify-write cycle time	tRWC	116		140		170		190		ns	
Access time from \overline{RAS}	tRAC		50		60		70		80	ns	3,4,10
Access time from \overline{CAS}	tCAC		13		15		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,10
\overline{CAS} to output in Low-Z	tCLZ	3		3		3		3		ns	3
Output buffer turn-off delay from \overline{CAS}	tCEZ	3	13	3	15	3	20	3	20	ns	6,14
\overline{OE} to output in Low-Z	tOLZ	3		3		3		3		ns	3
Transition time (rise and fall)	tT	2	50	2	50	2	50	2	50	ns	2
\overline{RAS} precharge time	tRP	30		40		50		60		ns	
\overline{RAS} pulse width	tRAS	50	10K	60	10K	70	10K	80	10K	ns	
\overline{RAS} hold time	tRSH	13		15		20		20		ns	
\overline{CAS} hold time	tCSH	38		45		50		60		ns	
\overline{CAS} pulse width	tCAS	8	10K	10	10K	15	10K	20	10K	ns	15
\overline{RAS} to \overline{CAS} delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
\overline{RAS} to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	10
\overline{CAS} to \overline{RAS} precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	8		10		15		15		ns	
Column address hold time referenced \overline{RAS}	tAR	35		42		52		57		ns	17
Column address to \overline{RAS} lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to \overline{CAS}	tRCH	0		0		0		0		ns	8
Read command hold time referenced to \overline{RAS}	tRRH	0		0		0		0		ns	8
Write command hold time	tWCH	10		10		15		15		ns	
Write command hold time referenced to \overline{RAS}	tWCR	37		42		52		57		ns	17
Write command pulse width	tWP	10		10		15		15		ns	
Write command to \overline{RAS} lead time	tRWL	13		15		20		20		ns	
Write command to \overline{CAS} lead time	tCWL	8		10		15		20		ns	

Note) *1 : 5V only



AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5 ^{*1}		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		0		ns	9
Data hold time	tDH	8		10		15		15		ns	9
Data hold time referenced to RAS	tDHR	37		42		52		57		ns	17
Refresh period(2K, Normal)	tREF		32		32		32		32	ms	
Refresh period(4K, Normal)	tREF		64		64		64		64	ms	
Refresh period(L-ver)	tREF		128		128		128		128	ms	
Refresh period(SL-ver)	tREF		256		256		256		256	ms	
Write command set-up time	tWCS	0		0		0		0		ns	7
CAS to \bar{W} delay time	tCWD	30		34		44		44		ns	7
RAS to \bar{W} delay time	tRWD	67		79		94		104		ns	7
Column address to \bar{W} delay time	tAWD	42		49		59		64		ns	7
CAS set-up time (CAS-before-RAS refresh)	tCSR	5		5		5		5		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		15		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		20		30		30		ns	
Access time from CAS precharge	tCPA		28		35		40		45	ns	3
Hyper Page cycle time	tHPC	20		25		30		35		ns	16
Hyper Page read-modify-write cycle time	tHPRWC	47		56		71		81		ns	16
CAS precharge time (Hyper page cycle)	tCP	8		10		10		10		ns	
RAS pulse width (Hyper page cycle)	tRASP	50	200K	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
\bar{OE} access time	tOEA		13		15		20		20	ns	
\bar{OE} to data delay	tOED	13		15		20		20		ns	
CAS precharge to \bar{W} delay time	tCPWD	45		54		64		69		ns	
Out put buffer turn off delay time from \bar{OE}	tOEZ	3	13	3	15	3	20	3	20	ns	6
\bar{OE} command hold time	tOEH	13		15		20		20		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		10		ns	11
Write command hold time(Test mode in)	tWTH	10		10		10		10		ns	11
\bar{W} to RAS precharge time(C-B-R refresh)	tWRP	10		10		10		10		ns	
\bar{W} to RAS hold time(C-B-R refresh)	tWRH	10		10		10		10		ns	
Output data hold time	tDOH	5		5		5		5		ns	
Output buffer turn off delay from RAS	tREZ	3	15	3	15	3	20	3	20	ns	6,15
Output buffer turn off delay from \bar{W}	tWEZ	3	13	3	15	3	20	3	20	ns	6
\bar{W} to data delay	tWED	15		15		20		20		ns	
\bar{OE} to CAS hold time	tOCH	5		5		5		5		ns	
CAS hold time to \bar{OE}	tCHO	5		5		5		5		ns	
\bar{OE} precharge time	tOEP	5		5		5		5		ns	
\bar{W} pulth width(Hyper Page Cycle)	tWPE	5		5		5		5		ns	
RAS pulse width(C-B-R self refresh)	tRASS	100		100		100		100		us	14

Note) *1 : 5V only

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-5*1		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
RAS precharge time (C-B-R self refresh)	tRPS	90		110		130		150		ns	14
CAS hold time (C-B-R self refresh)	tCHS	-50		-50		-50		-50		ns	14

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5*1		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	89		109		129		149		ns	
Read-modify-write cycle time	tRWC	121		145		175		195		ns	
Access time from RAS	tRAC		55		65		75		85	ns	3,4,10
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,10
RAS pulse width	tRAS	55	10K	65	10K	75	10K	85	10K	ns	
CAS pulse width	tCAS	13	10K	15	10K	20	10K	25	10K	ns	
RAS hold time	tRSH	18		20		25		25		ns	
CAS hold time	tCSH	43		50		55		65		ns	
Column address to RAS lead time	tRAL	30		35		40		45		ns	
CAS to W delay time	tCWD	35		39		49		49		ns	7
RAS to W delay time	tRWD	72		84		99		109		ns	7
Column address to W delay time	tAWD	47		54		64		69		ns	7
Hyper Page cycle time	tHPC	25		30		35		40		ns	
Hyper page read-modify-write cycle time	tHPRWC	53		61		76		86		ns	
RAS pulse width (Hyper page cycle)	tRAS _P	55	200K	65	200K	75	200K	85	200K	ns	
Access time form CAS precharge	tCPA		33		40		45		50	ns	3
OE access time	tOEA		18		20		25		25	ns	
OE to data delay	tOED	18		20		25		25		ns	
OE command hold time	tOEH	18		20		25		25		ns	

Note) *1 : 5V only

2

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{CEZ}(\max)$, $t_{REZ}(\max)$, $t_{WEZ}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. 4096(4K Ref.)/2048(2K Ref.) cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
15. If \overline{RAS} goes high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{CAS} high going. If \overline{CAS} goes high before \overline{RAS} high going, the open circuit condition of the output is achieved by \overline{RAS} high going.
16. $t_{ASC} \geq t_{CPmin}$, Assume $t_T = 2.0$ ns
17. t_{AR} , t_{WCR} , and t_{DHR} are referenced to $t_{RAD}(\max)$.

4M x 4 Bit CMOS DRAM with Fast Page Mode(Write per Bit Mode)

DESCRIPTION

This is a family of 4,194,304 x 4 bit Fast Page Mode(Write per Bit mode) CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(2K Ref. or 4K Ref.), access time(-5, -6, -7 or -8) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have ~~CAS~~-before-~~RAS~~ refresh, ~~RAS~~-only refresh and Hidden refresh capabilities.

This 4Mx4 Fast Page mode(write per bit mode) DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for high level computer, microcomputer and personal computer.



FEATURES

- Part Identification
 - KM44C4010A(5V, 4K Ref.)
 - KM44C4110A(5V, 2K Ref.)

• Power Range

Unit : mW

Speed	4K	2K
-5	495	605
-6	440	550
-7	385	495
-8	330	440

- Fast Page Mode operation
- Write per bit mode capability
- ~~CAS~~-before-~~RAS~~ refresh capability
- ~~RAS~~-only and Hidden refresh capability
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply(5V product)


• Refresh cycles

Part NO.	Refresh cycle	Refresh period
KM44C4000A	4K	64ms
KM44C4100A	2K	32ms

• Performance range:

Speed	tRAC	tCAC	tRC	tPC
-5	50ns	13ns	90ns	35ns
-6	60ns	15ns	110ns	40ns
-7	70ns	20ns	130ns	45ns
-8	80ns	20ns	150ns	50ns


FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

• KM44C40(1)10AJ




J : 400 mil 24(28) SOJ

• KM44C40(1)10AT




T : 400 mil 24(28) TSOP II

• KM44C40(1)10ATR




TR : 400 mil 24(28) TSOP II(Rev.)

• KM44C40(1)10AK




K : 300 mil 24(26) SOJ

• KM44C40(1)10AS



S : 300-mil 24(26) TSOP II

• KM44C40(1)10ASR



SR : 300 mil 24(26) TSOP II(Rev.)

* A11 is N.C for KM44C4110A(2K Ref. product)

Pin Name	Pin Function
A0 - A11	Address Inputs(4K Product)
A0 - A10	Address Inputs(2K Product)
W/DQ0 - 3	Write select/ Data In,Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/W	Write per bit/ Read,Write Input
OE	Data Output Enable
Vcc	Power(+5.0V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	-	V _{CC} +1 ^{*1}	V
Input Low Voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+2.0V at pulse width ≤ 20ns, Pulse width is measured at V_{CC}.

*2 : -2.0V at pulse width ≤ 20ns, Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.5V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	- 5	5	μA
Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued.)

Symbol	Speed	Max		Units
		KM44C4010A	KM44C4110A	
I _{CC1}	-5	90	110	mA
	-6	80	100	mA
	-7	70	90	mA
	-8	60	80	mA
I _{CC2}	Don't care	2	2	mA
I _{CC3}	-5	90	110	mA
	-6	80	100	mA
	-7	70	90	mA
	-8	60	80	mA
I _{CC4}	-5	80	90	mA
	-6	70	80	mA
	-7	60	70	mA
	-8	50	60	mA
I _{CC5}	Don't care	1	1	mA
I _{CC6}	-5	90	110	mA
	-6	80	100	mA
	-7	70	90	mA
	-8	60	80	mA

I_{CC1}* : Operating Current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC2} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{WB}/\overline{W}=V_{IH}$)

I_{CC3}* : \overline{RAS} -only Refresh Current ($\overline{CAS}=V_{IH}$, \overline{RAS} cycling @t_{RC}=min.)

I_{CC4}* : Fast Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @t_{PC}=min.)

I_{CC5} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{WB}/\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : \overline{CAS} -Before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one fast page mode cycle time t_{PC}.

CAPACITANCE($T_A=25^{\circ}\text{C}$, $V_{CC}=5\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A11]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WB/W}}$, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [W/DQ0 - W/DQ3]	C_{DO}	-	7	pF

AC CHARACTERISTICS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, See note 1,2)

Test condition : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{ih}/V_{il}=2.4/0.8\text{V}$, $V_{oh}/V_{ol}=2.0/0.8\text{V}$

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90		110		130		150		ns	
Read-modify-write cycle time	t _{RWC}	133		155		185		205		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t _{CAC}		13		15		20		20	ns	3,4,5
Access time from column address	t _{AA}		25		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	t _{CLZ}	0		0		0		0		ns	3
Output buffer turn-off delay	t _{OFF}	0	13	0	15	0	20	0	20	ns	6
Transition time (rise and fall)	t _T	3	50	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	t _{RP}	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	t _{RS}	13		15		20		20		ns	
$\overline{\text{CAS}}$ hold time	t _{CS}	50		60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	13	10K	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	20	37	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5		5		5		5		ns	
Row address set-up time	t _{ASR}	0		0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		10		ns	
Column address set-up time	t _{ASC}	0		0		0		0		ns	
Column address hold time	t _{CAH}	10		10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t _{AR}	40		45		55		60		ns	14
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	25		30		35		40		ns	
Read command set-up time	t _{RCS}	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		0		ns	
Write command hold time	t _{WCH}	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t _{WCR}	40		45		55		60		ns	14
Write command pulse width	t _{WP}	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	15		15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	13		15		20		20		ns	

2

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		0		ns	9
Data hold time	tDH	10		10		15		15		ns	9
Data hold time referenced to RAS	tDHR	40		45		55		60		ns	14
Refresh period(2K, Normal)	tREF		32		32		32		32	ms	
Refresh period(4K, Normal)	tREF		64		64		64		64	ms	
Write command set-up time	tWCS	0		0		0		0		ns	7
CAS to W delay time	tCWD	36		40		50		50		ns	7
RAS to W delay time	tRWD	73		85		100		110		ns	7
Column address to W delay time	tAWD	48		55		65		70		ns	7
CAS set-up time (CAS-before-RAS refresh)	tCSR	5		5		5		5		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		15		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		20		30		30		ns	
Access time from CAS precharge	tCPA		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		105		ns	
CAS precharge time (Fast page cycle)	tCP	10		10		10		10		ns	
RAS pulse width (Fast page cycle)	tRASP	50	200K	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
OE access time	tOEA		13		15		20		20	ns	
OE to data delay	tOED	13		15		20		20		ns	
CAS precharge to W delay time	tCPWD	53		60		70		75		ns	
Out put buffer turn off delay time from OE	tOEZ	0	13	0	15	0	20	0	20	ns	
OE command hold time	tOEH	13		15		20		20		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		10		ns	11
Write command hold time(Test mode in)	tWTH	10		10		10		10		ns	11
W to RAS precharge time(C-B-R refresh)	tWRP	10		10		10		10		ns	
W to RAS hold time(C-B-R refresh)	tWRH	10		10		10		10		ns	
Write per bit set-up time	tWBS	0		0		0		0		ns	
Write per bit hold time	tWBH	10		10		10		10		ns	
Write selection set-up time	tWDS	0		0		0		0		ns	
Write per bit selection hold time	tWDH	10		10		10		10		ns	

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5 ¹		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	138		160		190		210		ns	
Access time from RAS	tRAC		55		65		75		85	ns	3,4,10
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,10
RAS pulse width	tRAS	55	10K	65	10K	75	10K	85	10K	ns	
CAS pulse width	tCAS	18	10K	20	10K	25	10K	25	10K	ns	
RAS hold time	tRSH	18		20		25		25		ns	
CAS hold time	tCSH	55		65		75		85		ns	
Column address to RAS lead time	tRAL	30		35		40		45		ns	
CAS to W delay time	tCWD	41		45		55		55		ns	7
RAS to W delay time	tRWD	78		90		105		115		ns	7
Column address to W delay time	tAWD	53		60		70		75		ns	7
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast page mode read-modify-write cycle time	tPRWC	81		90		105		110		ns	
RAS pulse width (Fast page cycle)	tRASP	55	200K	65	200K	75	200K	85	200K	ns	
Access time form CAS precharge	tCPA		35		40		45		50	ns	3
OE access time	tOEA		18		20		25		25	ns	
OE to data delay	tOED	18		20		25		25		ns	
OE command hold time	tOEH	18		20		25		25		ns	

2

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. t_{AR} , t_{WCR} , and t_{DHR} are referenced to $t_{RAD}(\max)$.

2M x 8 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 2,097,152 x 8 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage(+5.0V or +3.3V), refresh cycle(2K Ref. or 4K Ref.), access time(-5, -6, -7 or -8), power consumption(Normal, Low power or Super-Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in L & SL version.

This 2Mx8 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for high level computer, microcomputer and personal computer.



FEATURES

- Part Identification
 - KM48C2000A/AL/ASL (5V, 4K Ref.)
 - KM48C2100A/AL/ASL (5V, 2K Ref.)
 - KM48V2000A/AL/ASL (3.3V, 4K Ref.)
 - KM48V2100A/AL/ASL (3.3V, 2K Ref.)
- Active Power Dissipation Unit : mW

Speed	3.3V		5V	
	4K	2K	4K	2K
-5	-	-	495	605
-6	288	360	440	550
-7	252	324	385	495
-8	216	288	330	440
- Fast Page Mode operation
- Byte Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- Self-refresh capability(L & SL -ver)
- Fast parallel test mode capability
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply(5V product)
- Single +3.3V±0.3V power supply(3.3V product)


• Refresh cycles

Part NO.	Vcc	Refresh cycle	Refresh period		
			Normal	L	SL
C2000A	5V	4K	64ms	128ms	256ms
V2000A	3.3V				
C2100A	5V	2K	32ms		
V2100A	3.3V				

• Performance range:

Speed	tRAC	tCAC	tRC	tPC	Remark
-5	50ns	13ns	90ns	35ns	5V Only
-6	60ns	15ns	110ns	40ns	5V/3.3V
-7	70ns	20ns	130ns	45ns	5V/3.3V
-8	80ns	20ns	150ns	50ns	5V/3.3V


FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)


• **KM48C/V20(1)00AJ/ALJ/ASLJ**



• **KM48C/V20(1)00AT/ALT/ASLT**



• **KM48C/V20(1)00ATR/ALTR/ASLTR**



* Note : () --> 2K Product

Pin Name	Pin Function
A0 - A11	Address Inputs(4K product)
A0 - A10	Address Inputs(2K product)
DQ0 -7	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
Vcc	Power(+5.0V)
	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _d	1	1	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3 ¹	2.4	-	V _{CC} +1 ¹	V
Input Low Voltage	V _{IL}	-0.3 ²	-	0.8	-1.0 ²	-	0.8	V

¹: V_{CC} + 1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}.

²: - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.3V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	- 5	5	μA
	Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.5V all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	- 5	5	μA
	Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued)

Symbol	Power	Speed	Max				Units
			KM48V2000 A	KM48V2100A	KM48C2000A	KM48C2100A	
Icc1	Don't care	-5	-	-	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
		-8	60	80	60	80	mA
Icc2	Normal L/SL	Don't care	2	2	2	2	mA
			1	1	1	1	mA
Icc3	Don't care	-5	-	-	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
		-8	60	80	60	80	mA
Icc4	Don't care	-5	-	-	80	90	mA
		-6	70	80	70	80	mA
		-7	60	70	60	70	mA
		-8	50	60	50	60	mA
Icc5	Normal L SL	Don't care	1	1	1	1	mA
			300	300	300	300	μA
			200	200	200	200	μA
Icc6	Don't care	-5	-	-	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
		-8	60	80	60	80	mA
Icc7	L SL	Don't care	450	400	450	400	μA
			350	300	350	300	μA
Icc8	L/SL	Don't care	250	250	300	300	μA

Icc1* : Operating Current (\overline{RAS} and \overline{CAS} cycling @tRC=min.)

Icc2 : Standby Current ($\overline{RAS}=\overline{CAS}=W=V_{IH}$)

Icc3* : \overline{RAS} -only Refresh Current ($\overline{CAS}=V_{IH}$, \overline{RAS} cycling @tRC=min.)

Icc4* : Fast Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @tPC=min.)

Icc5 : Standby Current ($\overline{RAS}=\overline{CAS}=W=V_{CC}-0.2V$)

Icc6* : \overline{CAS} -Before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{CAS} cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, $\overline{CAS}=0.2V$

Din = Don't care, tRC = 31.25μs(4K/L-ver), 62.5μs(4K/SL-ver, 2K/L-ver), 125μs(2K/SL-ver),

tRAS=tRASmin~300 ns

Icc8 : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$, $W=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$ or $0.2V$, DQ0 ~ DQ7= $V_{CC}-0.2V$, $0.2V$ or Open

* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In Icc4, address can be changed maximum once within one fast page mode cycle time tPC.

CAPACITANCE($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$ or 3.3V , $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A11]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ7]	C_{DO}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 1,2)

Test condition(5V device) : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8\text{V}$, $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition(3.3V device) : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{IH}/V_{IL}=2.0/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Parameter	Symbol	-5 ^{*1}		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		150		ns	
Read-modify-write cycle time	tRWC	133		155		185		205		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		13		15		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	13	0	15	0	20	0	20	ns	6
Transition time (rise and fall)	tT	3	50	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	13		15		20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	50		60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	13	10K	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced $\overline{\text{RAS}}$	tAR	40		45		55		60		ns	15
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		0		ns	
Write command hold time	tWCH	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	40		45		55		60		ns	15
Write command pulse width	tWP	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	13		15		20		20		ns	

Note) *1 : 5V only



AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5 ^{*1}		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		0		ns	9
Data hold time	tDH	10		10		15		15		ns	9
Data hold time referenced to RAS	tDHR	40		45		55		60		ns	15
Refresh period(2K, Normal)	tREF		32		32		32		32	ms	
Refresh period(4K, Normal)	tREF		64		64		64		64	ms	
Refresh period(L-ver)	tREF		128		128		128		128	ms	
Refresh period(SL-ver)	tREF		256		256		256		256	ms	
Write command set-up time	tWCS	0		0		0		0		ns	7
CAS to W delay time	tCWD	36		40		50		50		ns	7
RAS to W delay time	tRWD	73		85		100		110		ns	7
Column address to W delay time	tAWD	48		55		65		70		ns	7
CAS set-up time (CAS-before-RAS refresh)	tCSR	5		5		5		5		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		15		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		20		30		30		ns	
Access time from CAS precharge	tCPA		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		105		ns	
CAS precharge time (Fast page cycle)	tCP	10		10		10		10		ns	
RAS pulse width (Fast page cycle)	tRASP	50	200K	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
OE access time	tOEA		13		15		20		20	ns	
OE to data delay	tOED	13		15		20		20		ns	
CAS precharge to W delay time	tCPWD	53		60		70		75		ns	
Out put buffer turn off delay time from OE	tOEZ	0	13	0	15	0	20	0	20	ns	
OE command hold time	tOEH	13		15		20		20		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		10		ns	11
Write command hold time(Test mode in)	tWTH	10		10		10		10		ns	11
W to RAS precharge time(C-B-R refresh)	tWRP	10		10		10		10		ns	
W to RAS hold time(C-B-R refresh)	tWRH	10		10		10		10		ns	
RAS pulse width(C-B-R self refresh)	tRASS	100		100		100		100		us	14
RAS precharge time (C-B-R self refresh)	tRPS	90		110		130		150		ns	14
CAS hold time (C-B-R self refresh)	tCHS	-50		-50		-50		-50		ns	14

Note) *1 : 5V only

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5 ^{*1}		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	138		160		190		210		ns	
Access time from RAS	tRAC		55		65		75		85	ns	3,4,10
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,10
RAS pulse width	tRAS	55	10K	65	10K	75	10K	85	10K	ns	
CAS pulse width	tCAS	18	10K	20	10K	25	10K	25	10K	ns	
RAS hold time	tRSH	18		20		25		25		ns	
CAS hold time	tCSH	55		65		75		85		ns	
Column address to RAS lead time	tRAL	30		35		40		45		ns	
CAS to \bar{W} delay time	tCWD	41		45		55		55		ns	7
RAS to \bar{W} delay time	tRWD	78		90		105		115		ns	7
Column address to \bar{W} delay time	tAWD	53		60		70		75		ns	7
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast page mode read-modify-write cycle time	tPRWC	81		90		105		110		ns	
RAS pulse width (Fast page cycle)	tRASP	55	200K	65	200K	75	200K	85	200K	ns	
Access time form CAS precharge	tCPA		35		40		45		50	ns	3
$\bar{O}E$ access time	tOEA		18		20		25		25	ns	
$\bar{O}E$ to data delay	tOED	18		20		25		25		ns	
$\bar{O}E$ command hold time	tOEH	18		20		25		25		ns	

Note) *1 : 5V only

2

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. 4096 (4K Ref.)/2048(2K Ref.) cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
15. t_{AR} , t_{WCR} , and t_{DHR} are referenced to $t_{RAD}(\max)$.

2M x 8 Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 2,097,152 x 8 bit Extended Data Out CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row, so called Hyper Page Mode. Power supply voltage(+5.0V or +3.3V), refresh cycle(2K Ref. or 4K Ref.), access time(-5, -6, -7 or -8), power consumption(Normal, Low power or Super-Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in L & SL version.

This 2Mx8 EDO DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for high level computer, microcomputer and personal computer.



FEATURES

• Part Identification

- KM48C2004A/AL/ASL(5V, 4K Ref.)
- KM48C2104A/AL/ASL(5V, 2K Ref.)
- KM48V2004A/AL/ASL(3.3V, 4K Ref.)
- KM48V2104A/AL/ASL(3.3V, 2K Ref.)

• Active Power Dissipation

Unit : mW

Speed	3.3V		5V	
	4K	2K	4K	2K
-5	-	-	495	605
-6	288	360	440	550
-7	252	324	385	495
-8	216	288	330	440

- Extended Data Out mode operation (Fast Page mode with Extended data out)
- Byte Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability(L & SL-ver)
- Fast parallel test mode capability
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply(5V product)
- Single +3.3V±0.3V power supply(3.3V product)


• Refresh cycles

Part NO.	Vcc	Refresh cycle	Refresh period		
			Normal	L	SL
C2004A	5V	4K	64ms	128ms	256ms
V2004A	3.3V				
C2104A	5V	2K	32ms	64ms	128ms
V2104A	3.3V				

• Performance range:

Speed	tRAC	tCAC	tRC	tHPC	Remark
-5	50ns	13ns	90ns	20ns	5V Only
-6	60ns	15ns	110ns	25ns	5V/3.3V
-7	70ns	20ns	130ns	30ns	5V/3.3V
-8	80ns	20ns	150ns	35ns	5V/3.3V


FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

• **KM48C/V20(1)04AJ/ALJ/ASLJ**




J : 400 mil 28 SOJ
 T : 400 mil TSOP II
 TR : 400 mil TSOP II(Rev.)

• **KM48C/V20(1)04AT/ALT/ASLT**



• **KM48C/V20(1)04ATR/ALTR/ASLTR**



* Note : () --> 2K Product

Pin Name	Pin Function
A0 - A11	Address Inputs(4K product)
A0 - A10	Address Inputs(2K product)
DQ0 -7	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
Vcc	Power(+3.3V)
	Power(+5.5V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	1	1	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3 ^{*1}	2.4	-	V _{CC} +1 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC} + 1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}.

*2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.3V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	- 5	5	μA
	Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.5V, all other pins not under test=0 volt.)	I _{I(L)}	-10	10	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-10	10	μA
	Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued.)

Symbol	Power	Speed	Max				Units
			KM48V2004A	KM48V2104A	KM48C2004A	KM48C2104A	
Icc1	Don't care	-5	-	-	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
		-8	60	80	60	80	mA
Icc2	Normal L/SL	Don't care	2	2	2	2	mA
			1	1	1	1	mA
Icc3	Don't care	-5	-	-	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
		-8	60	80	60	80	mA
Icc4	Don't care	-5	-	-	100	110	mA
		-6	90	100	90	100	mA
		-7	80	90	80	90	mA
		-8	70	80	70	80	mA
Icc5	Normal L SL	Don't care	1	1	1	1	mA
			300	300	300	300	μA
			200	200	200	200	μA
Icc6	Don't care	-5	-	-	90	110	mA
		-6	80	100	80	100	mA
		-7	70	90	70	90	mA
		-8	60	80	60	80	mA
Icc7	L SL	Don't care	450	400	450	400	μA
			350	300	350	300	μA
Icc8	L/SL	Don't care	250	250	300	300	μA

Icc1* : Operating Current (\overline{RAS} and \overline{CAS} cycling @tRC=min.)

Icc2 : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

Icc3* : \overline{RAS} -only Refresh Current ($\overline{CAS}=V_{IH}$, \overline{RAS} cycling @tRC=min.)

Icc4* : Hyper Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @tHPC=min.)

Icc5 : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

Icc6* : \overline{CAS} -Before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{CAS} cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, $\overline{CAS}=\overline{CAS}$ -before- \overline{RAS} cycling or $0.2V$

Din = Don't care, Trc = 31.25μs(4K/L-ver), 62.5μs(4K/SL-ver, 2K/L-ver), 125μs(2K/SL-ver),

TRAS=TRASmin~300 ns

Icc8 : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$, $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$ or $0.2V$, DQ0 ~ DQ7= $V_{CC}-0.2V$, $0.2V$ or Open

* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In Icc4, address can be changed maximum once within one hyper page mode cycle time tHPC.

CAPACITANCE(T_A=25°C, V_{CC}=5V or 3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A11]	C _{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	C _{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ7]	C _{DQ}	-	7	pF

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, See note 1,2)

Test condition(5V device) : V_{CC}=5.0V±10%, V_{ih}/V_{il}=2.4/0.8V, V_{oh}/V_{ol}=2.0/0.8V

Test condition(3.3V device) : V_{CC}=3.3V±0.3V, V_{ih}/V_{il}=2.0/0.8V, V_{oh}/V_{ol}=2.0/0.8V

Parameter	Symbol	- 5 ^{*1}		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	84		104		124		144		ns	
Read-modify-write cycle time	t _{RWC}	116		140		170		190		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t _{CAC}		13		15		20		20	ns	3,4,5
Access time from column address	t _{AA}		25		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	t _{CLZ}	3		3		3		3		ns	3
Output buffer turn-off delay from $\overline{\text{CAS}}$	t _{CEZ}	3	13	3	15	3	20	3	20	ns	6,13
$\overline{\text{OE}}$ to output in Low-Z	t _{OLZ}	3		3		3		3		ns	3
Transition time (rise and fall)	t _T	2	50	2	50	2	50	2	50	ns	2
$\overline{\text{RAS}}$ precharge time	t _{RP}	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	13		15		20		20		ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	38		45		50		60		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	8	10K	10	10K	15	10K	20	10K	ns	15
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	20	37	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5		5		5		5		ns	
Row address set-up time	t _{ASR}	0		0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		10		ns	
Column address set-up time	t _{ASC}	0		0		0		0		ns	
Column address hold time	t _{CAH}	8		10		15		15		ns	
Column address hold time referenced $\overline{\text{RAS}}$	t _{AR}	35		42		52		57		ns	17
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	25		30		35		40		ns	
Read command set-up time	t _{RCS}	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		0		ns	8
Write command hold time	t _{WCH}	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t _{WCR}	37		42		52		57		ns	17
Write command pulse width	t _{WP}	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	13		15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	8		10		15		20		ns	

Note) *1 : 5V only



AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5 ^{*1}		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		0		ns	9
Data hold time	tDH	8		10		15		15		ns	9
Data hold time referenced to $\overline{\text{RAS}}$	tDHR	37		42		52		57		ns	17
Refresh period(2K, Normal)	tREF		32		32		32		32	ms	
Refresh period(4K, Normal)	tREF		64		64		64		64	ms	
Refresh period(L-ver)	tREF		128		128		128		128	ms	
Refresh period(SL-ver)	tREF		256		256		256		256	ms	
Write command set-up time	tWCS	0		0		0		0		ns	7
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	30		34		44		44		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	67		79		94		104		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	42		49		59		64		ns	7
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	5		5		5		5		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		15		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		5		5		5		ns	
$\overline{\text{CAS}}$ precharge time($\overline{\text{CB}}$ counter test cycle)	tCPT	20		20		30		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		28		35		40		45	ns	3
Hyper Page cycle time	tHPC	20		25		30		35		ns	16
Hyper Page read-modify-write cycle time	tHPRWC	47		56		71		81		ns	16
$\overline{\text{CAS}}$ precharge time (Hyper page cycle)	tCP	8		10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Hyper page cycle)	tRASP	50	200K	60	200K	70	200K	80	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	30		35		40		45		ns	
$\overline{\text{OE}}$ access time	tOEA		13		15		20		20	ns	
$\overline{\text{OE}}$ to data delay	tOED	13		15		20		20		ns	
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	45		54		64		69		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	3	13	3	15	3	20	3	20	ns	6,13
$\overline{\text{OE}}$ command hold time	tOEH	13		15		20		20		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		10		ns	11
Write command hold time(Test mode in)	tWTH	10		10		10		10		ns	11
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time($\overline{\text{C-B-R}}$ refresh)	tWRP	10		10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time($\overline{\text{C-B-R}}$ refresh)	tWRH	10		10		10		10		ns	
Output data hold time	tDOH	5		5		5		5		ns	
Output buffer turn off delay from $\overline{\text{RAS}}$	tREZ	3	13	3	15	3	20	3	20	ns	6,13
Output buffer turn off delay from $\overline{\text{W}}$	tWEZ	3	13	3	15	3	20	3	20	ns	6,13
$\overline{\text{W}}$ to data delay	tWED	15		15		20		20		ns	
$\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time	tOCH	5		5		5		5		ns	
$\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$	tCHO	5		5		5		5		ns	
$\overline{\text{OE}}$ precharge time	tOEP	5		5		5		5		ns	
$\overline{\text{W}}$ pulth width(Hyper Page Cycle)	tWPE	5		5		5		5		ns	
$\overline{\text{RAS}}$ pulse width($\overline{\text{C-B-R}}$ self refresh)	tRASS	100		100		100		100		us	14

Note) *1 : 5V only

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5 ^{*1}		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
RAS precharge time (C-B-R self refresh)	tRPS	90		110		130		150		ns	14
CAS hold time (C-B-R self refresh)	tCHS	-50		-50		-50		-50		ns	14

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	- 5 ^{*1}		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	89		109		129		149		ns	
Read-modify-write cycle time	tRWC	121		145		175		195		ns	
Access time from RAS	tRAC		55		65		75		85	ns	3,4,10
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,10
RAS pulse width	tRAS	55	10K	65	10K	75	10K	85	10K	ns	
CAS pulse width	tCAS	13	10K	15	10K	20	10K	25	10K	ns	
RAS hold time	tRSH	18		20		25		25		ns	
CAS hold time	tCSH	43		50		55		65		ns	
Column address to RAS lead time	tRAL	30		35		40		45		ns	
CAS to W delay time	tCWD	35		39		49		49		ns	7
RAS to W delay time	tRWD	72		84		99		109		ns	7
Column address to W delay time	tAWD	47		54		64		69		ns	7
Hyper Page cycle time	tHPC	25		30		35		40		ns	16
Hyper page read-modify-write cycle time	tHPRWC	53		61		76		86		ns	16
RAS pulse width (Hyper page cycle)	tRASP	55	200K	65	200K	75	200K	85	200K	ns	
Access time form CAS precharge	tCPA		33		40		45		50	ns	3
OE access time	tOEA		18		20		25		25	ns	
OE to data delay	tOED	18		20		25		25		ns	
OE command hold time	tOEH	18		20		25		25		ns	

Note) *1 : 5V only

2

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
5. Assumes that tRCD \geq tRCD(max).
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. tWCS, tRWD, tCWD and tAWD are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If tWCS \geq tWCS(min), the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tCWD \geq tCWD(min), tRWD \geq tRWD(min) and tAWD \geq tAWD(min), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either tRCH or tRRH must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. tCEZ(max), tREZ(max), tWEZ(max) and tOEZ(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. 4096(4K Ref.)/2048(2K Ref.) cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
15. If \overline{RAS} goes high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{CAS} high going. If \overline{CAS} goes high before \overline{RAS} high going, the open circuit condition of the output is achieved by \overline{RAS} high going.
16. tASC \geq tCPmin, Assume tT = 2.0 ns
17. tAR, tWCR, and tDHR are referenced to tRAD(MAX).

1M x 16Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 1,048,576 x16 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage(+5.0V or +3.3V), refresh cycle(1K Ref. or 4K Ref.), access time(-6, -7 or -8), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family.

All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, self-refresh operation is available in self-refresh version.

This 1Mx16 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory unit for microcomputer, personal computer and portable machines.

2

FEATURES

- Part Identification
 - KM416C1000A/A-L (5V, 4K Ref.)
 - KM416C1200A/A-L (5V, 1K Ref.)
 - KM416V1000A/A-L (3.3V, 4K Ref.)
 - KM416V1200A/A-L (3.3V, 1K Ref.)
- Active Power Dissipation Unit : mW

Speed	3.3V		5V	
	4K	1K	4K	1K
-6	324	540	550	880
-7	288	504	495	825
-8	252	468	440	770
- Fast Page Mode operation
- 2 $\overline{\text{CAS}}$ Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability(L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Triple +5V \pm 10% power supply(5V product)
- Triple +3.3V \pm 0.3V power supply(3.3V product)


• Refresh cycles

Part NO.	Vcc	Refresh cycle	Refresh time	
			Normal	L-ver
C1000A	5V	4K	64ms	128ms
V1000A	3.3V			
C1200A	5V	1K	16ms	
V1200A	3.3V			

• Performance range:

Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{PC}
-6	60ns	15ns	110ns	40ns
-7	70ns	20ns	130ns	45ns
-8	80ns	20ns	150ns	50ns

FUNCTIONAL BLOCK DIAGRAM




(Note) *1 : 1K Refresh


SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)


• KM416C/V10(2)00AJ



• KM416C/V10(2)00AT



• KM416C/V10(2)00ATR



* Note : () --> 1K Product

Pin Name	Pin Function
A0 - A11	Address Inputs(4K Product)
A0 - A9	Address Inputs(1K Product)
DQ0 - 15	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
VCC	Power(+5.0V)
	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	1	1	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.1	-	V _{CC} +0.3 ^{*1}	2.4	-	V _{CC} +1 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC} + 1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}.

*2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.3V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	- 5	5	μA
	Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.5V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	- 5	5	μA
	Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max				Units
			KM416V1000A	KM416V1200A	KM416C1000A	KM416C1200A	
Icc1	Don't care	-6	90	150	100	160	mA
		-7	80	140	90	150	mA
		-8	70	130	80	140	mA
Icc2	Normal L	Don't care	2	2	2	2	mA
			1	1	1	1	mA
Icc3	Don't care	-6	90	150	100	160	mA
		-7	80	140	90	150	mA
		-8	70	130	80	140	mA
Icc4	Don't care	-6	90	100	100	110	mA
		-7	80	90	90	100	mA
		-8	70	80	80	90	mA
Icc5	Normal L	Don't care	1	1	1	1	mA
			200	200	200	200	μA
Icc6	Don't care	-6	90	150	100	160	mA
		-7	80	140	90	150	mA
		-8	70	130	80	140	mA
Icc7	L	Don't care	400	300	450	350	μA
Icc8	L	Don't care	200	200	250	250	μA

Icc1* : Operating Current (\overline{RAS} , \overline{UCAS} , \overline{LCAS} , Address cycling @tRC=min.)

Icc2 : Standby Current ($\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{IH}$)

Icc3* : \overline{RAS} -Only Refresh Current ($\overline{UCAS}=\overline{LCAS}=V_{IH}$, \overline{RAS} , Address cycling @tRC=min.)

Icc4* : Fast Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{UCAS} or \overline{LCAS} , Address cycling @tPC=min.)

Icc5 : Standby Current ($\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{CC}-0.2V$)

Icc6* : \overline{CAS} -before- \overline{RAS} Refresh Current (\overline{RAS} , \overline{UCAS} or \overline{LCAS} cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode
 Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, \overline{UCAS} , $\overline{LCAS}=0.2V$,
 D_{in} = Don't care, $T_{RC} = 31.25\mu s(4K/L-ver)$, $125\mu s(1K/L-ver)$, $T_{RAS}=T_{RASmin}\sim 300 ns$

Icc8 : Self Refresh Current

$\overline{RAS}=\overline{UCAS}=\overline{LCAS}=V_{IL}$, $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$ or $0.2V$,

$DQ0 \sim DQ15 = V_{CC}-0.2V$, $0.2V$ or Open

* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In Icc4, address can be changed maximum once within one fast page mode cycle time tPC.

KM416C1000A, KM416C1200A
KM416V1000A, KM416V1200A

CMOS DRAM

CAPACITANCE($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$ or 3.3V , $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A11]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ15]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 2)

Test condition(5V device) : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{in}/V_{il}=2.4/0.8\text{V}$, $V_{oh}/V_{ol}=2.4/0.4\text{V}$

Test condition(3.3V device) : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{in}/V_{il}=2.1/0.8\text{V}$, $V_{oh}/V_{ol}=2.0/0.8\text{V}$

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	110		130		150		ns	
Read-modify-write cycle time	tRWC	155		185		205		ns	
Access time from $\overline{\text{RAS}}$	tRAC		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		15		20		20	ns	3,4,5
Access time from column address	tAA		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	15	0	15	0	15	ns	6
Transition time (rise and fall)	tT	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	15		20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	11
Column address hold time	tCAH	10		15		15		ns	11
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	8
Write command set-up time	tWCS	0		0		0		ns	7
Write command hold time	tWCH	10		15		15		ns	
Write command pulse width	tWCP	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	15		15		20		ns	

2

AC CHARACTERISTICS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, See note 2)

Parameter	Symbol	-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		ns	9,17
Data hold time	tDH	10		15		15		ns	9,17
Refresh period(1K, Normal)	tREF		16		16		16	ms	
Refresh period(4K, Normal)	tREF		64		64		64	ms	
Refresh period(L-ver)	tREF		128		128		128	ms	
CAS to \bar{W} delay time	tCWD	40		50		50		ns	7
RAS to \bar{W} delay time	tRWD	85		95		105		ns	7
Column address to \bar{W} delay time	tAWD	55		60		65		ns	7
CAS precharge to \bar{W} delay time	tCPWD	60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tCSR	5		5		5		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		10		ns	
RAS to CAS precharge time	tRPC	5		5		5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		25		30		ns	
Access time from $\bar{C}AS$ precharge	tCPA		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	80		95		100		ns	
CAS precharge time (Fast page cycle)	tCP	10		10		10		ns	
RAS pulse width (Fast page cycle)	tRASP	60	200K	70	200K	80	200K	ns	
RAS hold time from $\bar{C}AS$ precharge	tRHCP	35		40		45		ns	
OE access time	tOEA		15		20		20	ns	3
OE to data delay	tOED	15		20		20		ns	
Out put buffer turn off delay time from $\bar{O}E$	tOEZ	0	15	0	20	0	20	ns	
OE command hold time	tOEH	15		20		20		ns	
RAS pulse width(C-B-R self refresh)	tRASS	100		100		100		us	18
RAS precharge time (C-B-R self refresh)	tRPS	110		130		150		ns	18
CAS hold time (C-B-R self refresh)	tCHS	-50		-50		-50		ns	18

NOTES


1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL (5V device)/ 1 TTL(3.3V device) loads and 100pF.
4. Operation within the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$.
6. $t_{\text{OFF}}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-modify-write cycles.
10. Operation within the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RAD}}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled by t_{AA} .

2


KM416C/V10(2)00A/A-L Truth Table

RAS	LCAS	UCAS	W	OE	DQ0 -DQ7	DQ8 - DQ15	STATE
H	X	X	X	X	Hi-Z	Hi-Z	Standby
L	H	H	X	X	Hi-Z	Hi-Z	Refresh
L	L	H	H	L	DQ-OUT	Hi-Z	Byte Read
L	H	L	H	L	Hi-Z	DQ-OUT	Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-IN	-	Byte Write
L	H	L	L	H	-	DQ-IN	Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	Hi-Z	Hi-Z	-


11. t_{ASC} , t_{CAH} are referenced to the earlier \overline{CAS} falling edge.
12. t_{CP} is specified from the last \overline{CAS} rising edge in the previous cycle to the first \overline{CAS} falling edge in the next cycle.
13. t_{CWD} is referenced to the later \overline{CAS} falling edge at word read-modify-write cycle.
14. t_{CWL} is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.



15. t_{CSR} is referenced to earlier \overline{CAS} falling low before \overline{RAS} transition low.
16. t_{CHR} is referenced to the later \overline{CAS} rising high after \overline{RAS} transition low.



17. t_{DS} , t_{DH} is independently specified for lower byte $D_{in}(0\sim7)$, upper byte $D_{in}(8\sim15)$.



18. 4096 cycle(1024 cycle) of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification(L-version).

1M x 16Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 1,048,576 x16 bit Dxtended Data Out CMOS DRAMs. Dxtended Data Out mode offers high speed random access of memory cells within the same row, so called Hyper Page Mode. Power supply voltage(+5.0V or +3.3V), refresh cycle(1K Ref. or 4K Ref.), access time(-6, -7 or -8), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Further more, self-refresh operation is available in Low power version.

This 1Mx16 Extended Data Out mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memroy unit for microcomputer, personal computer and portable machines.



FEATURES

- Part Identification
 - KM416C1004A/A-L (5V, 4K Ref.)
 - KM416C1204A/A-L (5V, 1K Ref.)
 - KM416V1004A/A-L (3.3V, 4K Ref.)
 - KM416V1204A/A-L (3.3V, 1K Ref.)
- Active Power Dissipation Unit : mW

Speed	3.3V		5V	
	4K	1K	4K	1K
-6	324	540	550	880
-7	288	504	495	825
-8	252	468	440	770
- Extended Data Out mode operation (Fast Page mode with Extended Data Out)
- 2CAS Byte/Word Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- Self-refresh capability(L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Triple +5V±10% power supply(5V product)
- Triple +3.3V±0.3V power supply(3.3V product)


• Refresh cycles

Part NO.	Vcc	Refresh cycle	Refresh period	
			Normal	L-ver
C1004A	5V	4K	64ms	128ms
V1004A	3.3V			
C1204A	5V	1K	16ms	
V1204A	3.3V			

• Performance range:

Speed	tRAC	tCAC	tRC	tHPC
-6	60ns	17ns	104ns	25ns
-7	70ns	20ns	124ns	30ns
-8	80ns	20ns	144ns	35ns

FUNCTIONAL BLOCK DIAGRAM




Note) *1 : 1K Refresh

SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

KM416C1004A, KM416C1204A
KM416V1004A, KM416V1204A

CMOS DRAM

PIN CONFIGURATION (Top Views)



* Note : (N.C) --> 1K Product

Pin Name	Pin Function
A0 - A11	Address Inputs(4K Product)
A0 - A9	Address Inputs(1K Product)
DQ0 -15	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
Vcc	Power(+5.0V)
	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	1	1	W
Short Circuit Output Current	I _{OS}	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	3.3V			5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.1	-	V _{CC} +0.3 ^{*1}	2.4	-	V _{CC} +1 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC} + 1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}.

*2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.3V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	- 5	5	μA
	Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0≤V _{IN} ≤V _{CC} +0.5V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	- 5	5	μA
	Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Symbol	Power	Speed	Max				Units
			KM416V1004A	KM416V1204A	KM416C1004A	KM416C1204A	
Icc1	Don't care	-6	90	150	100	160	mA
		-7	80	140	90	150	mA
		-8	70	130	80	140	mA
Icc2	Normal L	Don't care	2	2	2	2	mA
			1	1	1	1	mA
Icc3	Don't care	-6	90	150	100	160	mA
		-7	80	140	90	150	mA
		-8	70	130	80	140	mA
Icc4	Don't care	-6	110	120	120	130	mA
		-7	100	110	110	120	mA
		-8	90	100	100	110	mA
Icc5	Normal L	Don't care	1	1	1	1	mA
			200	200	200	200	μA
Icc6	Don't care	-6	90	150	100	160	mA
		-7	80	140	90	150	mA
		-8	70	130	80	140	mA
Icc7	L	Don't care	400	400	450	350	μA
Icc8	L	Don't care	200	200	250	250	μA

Icc1* : Operating Current (\overline{RAS} , \overline{UCAS} , \overline{LCAS} , Address cycling @tRC=min.)

Icc2 : Standby Current ($\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{IH}$)

Icc3* : \overline{RAS} -Only Refresh Current ($\overline{UCAS}=\overline{LCAS}=V_{IH}$, \overline{RAS} , Address cycling @tRC=min.)

Icc4* : Hyper Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{UCAS} or \overline{LCAS} , Address cycling @tHPC=min.)

Icc5 : Standby Current ($\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{CC}-0.2V$)

Icc6* : \overline{CAS} -before- \overline{RAS} Refresh Current (\overline{RAS} , \overline{UCAS} or \overline{LCAS} cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, \overline{UCAS} , \overline{LCAS} = $0.2V$,

Din = Don't care, Trc= $31.25\mu s(4K/L-ver)$, $125\mu s(1K/L-ver)$, TRAS=TRASmin~300 ns

Icc8 : Self Refresh Current

$\overline{RAS}=\overline{UCAS}=\overline{LCAS}=V_{IL}$, $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$ or $0.2V$,

DQ0 ~ DQ15= $V_{CC}-0.2V$, $0.2V$ or Open

* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In Icc4, address can be changed maximum once within one hyper page mode cycle time tHPC.

CAPACITANCE($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$ or 3.3V , $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A11]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ15]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 2)

Test condition(5V device) : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL}=2.4/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Test condition(3.3V device) : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{IH}/V_{IL}=2.1/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	104		124		144		ns	
Read-modify-write cycle time	tRWC	140		170		190		ns	
Access time from $\overline{\text{RAS}}$	tRAC		60		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		17		20		20	ns	3,4,5
Access time from column address	tAA		30		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	3		3		3		ns	3
$\overline{\text{OE}}$ to output in Low-Z	tOLZ	3		3		3		ns	3
Output buffer turn-off delay from $\overline{\text{CAS}}$	tCEZ	3	15	3	20	3	20	ns	6,13
Transition time (rise and fall)	tT	2	50	2	50	2	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	17		20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	10	10K	15	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	43	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	30	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	14
Column address hold time	tCAH	10		15		15		ns	14
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	8
Write command set-up time	tWCS	0		0		0		ns	7
Write command hold time	tWCH	10		15		15		ns	
Write command pulse width	tWPC	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		20		20		ns	

2

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Write command to $\overline{\text{CAS}}$ lead time	tCWL	10		15		20		ns	17
Data set-up time	tDS	0		0		0		ns	9,20
Data hold time	tDH	10		15		15		ns	9,20
Refresh period(1K, Normal)	tREF		16		16		16	ms	
Refresh period(4K, Normal)	tREF		64		64		64	ms	
Refresh period(L-ver)	tREF		128		128		128	ms	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	36		44		44		ns	7,16
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	79		94		104		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	49		59		64		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	54		64		69		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	5		5		10		ns	18
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		10		ns	19
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time(CBR counter test cycle)	tCPT	20		25		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		35		40		45	ns	3
Hyper Page mode cycle time	tHPC	25		30		35		ns	11
Hyper Page mode read-modify-write cycle time	tHPRWC	56		71		81		ns	11
$\overline{\text{CAS}}$ precharge time Hyper page cycle)	tCP	10		10		10		ns	15
$\overline{\text{RAS}}$ pulse width (Hyper page cycle)	tRASP	60	200K	70	200K	80	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	35		40		45		ns	
$\overline{\text{OE}}$ access time	tOEA		15		20		20	ns	3
$\overline{\text{OE}}$ to data delay	tOED	15		20		20		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	3	15	3	20	3	20	ns	6
$\overline{\text{OE}}$ command hold time	tOEH	15		20		20		ns	
Output data hold time	tDOH	5		5		5		ns	
Output buffer turn off delay from $\overline{\text{RAS}}$	tREZ	3	15	3	20	3	20	ns	6,13
Output buffer turn off delay from $\overline{\text{W}}$	tWEZ	3	15	3	20	3	20	ns	6
$\overline{\text{W}}$ to data delay	tWED	15		20		20		ns	
$\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time	tOCH	5		5		5		ns	
$\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$	tCHO	5		5		5		ns	
$\overline{\text{OE}}$ precharge time	tOEP	5		5		5		ns	
$\overline{\text{W}}$ pulse width	tWPE	5		5		5		ns	
$\overline{\text{RAS}}$ pulse width(C-B-R self refresh)	tRASS	100		100		100		us	12
$\overline{\text{RAS}}$ precharge time (C-B-R self refresh)	tRPS	110		130		150		ns	12
$\overline{\text{CAS}}$ hold time (C-B-R self refresh)	tCHS	-50		-50		-50		ns	12


NOTES

1. An initial pause of 200µs is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL (5V device)/ 1 TTL(3.3V device) loads and 100pF.
4. Operation within the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-modify-write cycles.
10. Operation within the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RAD}}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled by t_{AA} .


KM416C/V10(2)04A/A-L Truth Table

RAS	LCAS	UCAS	W	OE	DQ0 -DQ7	DQ8- DQ15	STATE
H	X	X	X	X	Hi-Z	Hi-Z	Standby
L	H	H	X	X	Hi-Z	Hi-Z	Refresh
L	L	H	H	L	DQ-OUT	Hi-Z	Byte Read
L	H	L	H	L	Hi-Z	DQ-OUT	Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-IN	-	Byte Write
L	H	L	L	H	-	DQ-IN	Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	Hi-Z	Hi-Z	-


11. $t_{ASC} \geq 6 \text{ ns}$, Assume $t_T = 2.0 \text{ ns}$
12. 4096 cycle(1024 cycle) of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification(L-version).
13. If \overline{RAS} goes to high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{CAS} high going. If \overline{CAS} goes to high before \overline{RAS} high going, the open circuit condition of the output is achieved by \overline{RAS} high going.
14. t_{ASC} , t_{CAH} are referenced to the earlier \overline{CAS} falling edge.
15. t_{CP} is specified from the last \overline{CAS} rising edge in the previous cycle to the first \overline{CAS} falling edge in the next cycle.
16. t_{CWD} is referenced to the later \overline{CAS} falling edge at word read-modify-write cycle.
17. t_{CWL} is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.



18. t_{CSR} is referenced to earlier \overline{CAS} falling low before \overline{RAS} transition low.
19. t_{CHR} is referenced to the later \overline{CAS} rising high after \overline{RAS} transition low.



20. t_{DS} , t_{DH} is independently specified for lower byte $D_{IN}(0\sim7)$, upper byte $D_{IN}(8\sim15)$.



512K x 32Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 524,288 x 32 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(1K Ref. or 4K Ref.), access time(-7 or -8), power consumption(Normal or Low power) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, self-refresh operation is available in Low power version.

This 512Kx32 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



FEATURES

- Part Identification
 - KM432V502/-L (3.3V, 4K Ref.)
 - KM432V522/-L (3.3V, 1K Ref.)
- Active Power Dissipation Unit : mW

Speed	Active Power Dissipation	
	4K	1K
-7	324	504
-8	288	468
- Fast Page Mode operation
- 4 $\overline{\text{CAS}}$ Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability(L-ver only)
- LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in TSOP(II) package
- Single +3.3V±0.3V power supply


• Refresh cycles

Part NO.	Refresh cycle	Refresh time	
		Normal	L-ver
V502	4K	64ms	128ms
V522	1K	16ms	

• Performance range:

Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{PC}
-7	70ns	20ns	130ns	45ns
-8	80ns	20ns	150ns	50ns


FUNCTIONAL BLOCK DIAGRAM



Note) *1 : 1K Refresh

SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A0 - A11	Address Inputs
DQ0 -31	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS0	1st Byte Column Address Strobe
CAS1	2nd Byte Column Address Strobe
CAS2	3rd Byte Column Address Strobe
CAS3	4th Byte Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
Vcc	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to V _{CC} +0.5V	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.3 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	V

* 1 : V_{CC}+1.3V at pulse width ≤ 15ns (pulse width is measured at V_{CC})

* 2 : -1.3V at pulse width ≤ 15ns (pulse width is measured at V_{SS})

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.3V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	- 5	5	μA
Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued)

Symbol	Power	Speed	Max		Units
			KM432V502	KM432V522	
I _{CC1}	Don't care	-7	80	140	mA
		-8	70	130	
I _{CC2}	Don't care	Don't care	1	1	mA
I _{CC3}	Don't care	-7	80	140	mA
		-8	70	130	
I _{CC4}	Don't care	-7	70	80	mA
		-8	60	70	
I _{CC5}	Don't care	Don't care	500	500	μA
I _{CC6}	Don't care	-7	80	140	mA
		-8	70	130	
I _{CC7}	L	Don't care	450	350	μA
I _{CC8}	L	Don't care	200	200	μA

I_{CC1}* : Operating Current (\overline{RAS} , \overline{XCAS} , Address cycling @t_{RC}=min.)

I_{CC2} : Standby Current ($\overline{RAS}=\overline{XCAS}=\overline{W}=V_{IH}$)

I_{CC3}* : \overline{RAS} -Only Refresh Current ($\overline{XCAS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4}* : Fast Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{XCAS} , Address cycling @t_{PC}=min.)

I_{CC5} : Standby Current ($\overline{RAS}=\overline{XCAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : \overline{CAS} -before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{XCAS} cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})=V_{CC}-0.2V, Input low voltage(V_{IL})=0.2V, $\overline{XCAS}=0.2V$,

Din = Don't care, Extended t_{RC} = 32.3μs(4K)/125μs(1K), t_{RAS}=t_{RASmin}~200 ns

I_{CC8} : Self Refresh Current

$\overline{RAS}=\overline{XCAS}=0.2V$, $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$ or 0.2V,

DQ0 ~ DQ31= V_{CC}-0.2V, 0.2V or Open

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one fast page mode cycle time t_{PC}.

CAPACITANCE($T_A=25^\circ\text{C}$, $V_{CC}=3.3\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A11]	C_{IN1}	-	6	pF
Input capacitance [RAS, XCAS, W, OE]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ31]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 2)

Test condition : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{IH}/V_{IL}=2.2/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$, Output Loading $C_L = 50\text{pF}$

Parameter	Symbol	- 7		- 8		Units	Notes
		Min	Max	Min	Max		
Random read or write cycle time	tRC	130		150		ns	
Read-modify-write cycle time	tRWC	185		205		ns	
Access time from RAS	tRAC		70		80	ns	3,4,10
Access time from CAS	tCAC		20		20	ns	3,4,5
Access time from column address	tAA		35		40	ns	3,10
CAS to output in Low-Z	tCLZ	0		0		ns	3
Output buffer turn-off delay	tOFF	0	15	0	15	ns	6
Transition time (rise and fall)	tT	3	50	3	50	ns	2
RAS precharge time	tRP	50		60		ns	
RAS pulse width	tRAS	70	10K	80	10K	ns	
RAS hold time	tRSH	20		20		ns	
CAS hold time	tCSH	70		80		ns	
CAS pulse width	tCAS	20	10K	20	10K	ns	
RAS to CAS delay time	tRCD	20	50	20	60	ns	4
RAS to column address delay time	tRAD	15	35	15	40	ns	10
CAS to RAS precharge time	tCRP	5		5		ns	
Row address set-up time	tASR	0		0		ns	
Row address hold time	tRAH	10		10		ns	
Column address set-up time	tASC	0		0		ns	
Column address hold time	tCAH	15		15		ns	
Column address to RAS lead time	tRAL	35		40		ns	
Read command set-up time	tRCS	0		0		ns	
Read command hold time referenced to CAS	tRCH	0		0		ns	8
Read command hold time referenced to RAS	tRRH	0		0		ns	8
Write command set-up time	tWCS	0		0		ns	7
Write command hold time	tWCH	15		15		ns	
Write command pulse width	tWP	15		15		ns	
Write command to RAS lead time	tRWL	15		20		ns	
Write command to CAS lead time	tCWL	15		20		ns	



AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 7		- 8		Units	Notes
		Min	Max	Min	Max		
Data set-up time	tDS	0		0		ns	9
Data hold time	tDH	15		15		ns	9
Refresh period(1K, Normal)	tREF		16		16	ms	
Refresh period(4K, Normal)	tREF		64		64	ms	
Refresh period(L-ver)	tREF		128		128	ms	
CAS to \bar{W} delay time	tCWD	50		50		ns	7
RAS to \bar{W} delay time	tRWD	95		105		ns	7
Column address to \bar{W} delay time	tAWD	60		65		ns	7
CAS precharge to \bar{W} delay time	tCPWD	65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tCSR	5		5		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		ns	
RAS to CAS precharge time	tRPC	5		5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	25		30		ns	
Access time from CAS precharge	tCPA		40		45	ns	3
Fast Page mode cycle time	tPC	45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	95		100		ns	
CAS precharge time (Fast page cycle)	tCP	10		10		ns	
RAS pulse width (Fast page cycle)	tRASP	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	40		45		ns	
OE access time	tOEA		20		20	ns	
OE to data delay	tOED	20		20		ns	
Out put buffer turn off delay time from OE	tOEZ	0	20	0	20	ns	
OE command hold time	tOEH	20		20		ns	
RAS pulse width(C-B-R self refresh)	tRASS	100		100		us	18
RAS precharge time (C-B-R self refresh)	tRPS	130		150		ns	18
CAS hold time (C-B-R self refresh)	tCHS	-50		-50		ns	18

KM432V502, KM432V522

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1 TTL loads and 50pF.
4. Operation within the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$.
6. $t_{\text{OFF}}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-modify-write cycles.

2

KM432V50(2)2 Truth Table

RAS	CAS1	CAS2	CAS3	CAS4	W	OE	DQ0 - DQ7	DQ8 - DQ15	DQ16 - DQ23	DQ24 - DQ31	STATE
H	X	X	X	X	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Standby
L	H	H	H	H	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Refresh
L	L	H	H	H	H	L	DQ-OUT	Hi-Z	Hi-Z	Hi-Z	Byte Read
L	H	L	H	H	H	L	Hi-Z	DQ-OUT	Hi-Z	Hi-Z	Byte Read
L	H	H	L	H	H	L	Hi-Z	Hi-Z	DQ-OUT	Hi-Z	Byte Read
L	H	H	H	L	H	L	Hi-Z	Hi-Z	Hi-Z	DQ-OUT	Byte Read
L	L	L	L	L	H	L	DQ-OUT	DQ-OUT	DQ-OUT	DQ-OUT	2Word Read
L	L	H	H	H	L	H	DQ-IN	-	-	-	Byte Write
L	H	L	H	H	L	H	-	DQ-IN	-	-	Byte Write
L	H	H	L	H	L	H	-	-	DQ-IN	-	Byte Write
L	H	H	H	L	L	H	-	-	-	DQ-IN	Byte Write
L	L	L	L	L	L	H	DQ-IN	DQ-IN	DQ-IN	DQ-IN	2Word Write
L	L	L	L	L	H	H	Hi-Z	Hi-Z	Hi-Z	Hi-Z	-

10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. t_{ASC} , t_{CAH} are referenced to the earlier \overline{CAS} falling edge.
12. t_{CP} is specified from the last \overline{CAS} rising edge in the previous cycle to the first \overline{CAS} falling edge in the next cycle.
13. t_{CWD} is referenced to the later \overline{CAS} falling edge at word read-modify-write cycle.
14. t_{CWL} is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.
15. t_{CSR} is referenced to earlier \overline{CAS} falling low before \overline{RAS} transition low.
16. t_{CHR} is referenced to the later \overline{CAS} rising high after \overline{RAS} transition low.
17. t_{DS} , t_{DH} is independently specified for 1st byte $D_{IN}(0\sim7)$, 2nd byte $D_{IN}(8\sim15)$, 3rd byte $D_{IN}(16\sim23)$, 4th byte $D_{IN}(24\sim31)$.
18. 4096 cycle(1024 cycle) of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification(L-version).

512Kx 32Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 524,288 x32 bit Extended Data Out CMOS DRAMs. Extended Data Out mode offers high speed random access of memory cells within the same row, so called Hyper Page Mode. Refresh cycle (1K Ref. or 4K Ref.), access time (-7 or -8), power consumption(Normal or Low power) are optional features of this family.

All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, self-refresh operation is available in Low power version.

This 512Kx32 Extended Data Out mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



FEATURES

• Part Identification

- KM432V504/-L (3.3V, 4K Ref.)
- KM432V524/-L (3.3V, 1K Ref.)

• Active Power Dissipation

Unit : mW

Speed	Active Power Dissipation	
	4K	1K
-7	324	504
-8	288	468

- Extended Data Out mode operation (Fast Page mode with Extended Data Out)
- 4 $\overline{\text{CAS}}$ Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability(L-ver only)
- LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic TSOP(II) packages
- Single +3.3V±0.3V power supply


• Refresh cycles

Part NO.	Refresh cycle	Refresh time	
		Normal	L-ver
V504	4K	64ms	128ms
V524	1K	16ms	

• Performance range:

Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{HPC}
-7	70ns	20ns	130ns	30ns
-8	80ns	20ns	150ns	35ns

FUNCTIONAL BLOCK DIAGRAM




Note) *1 : 1K Refresh

SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.




PIN CONFIGURATION (Top Views)

• KM432V50(2)4T



• KM432V50(2)4R



* (N.C) : 1K Ref. Product

Pin Name	Pin Function
A0 - A11	Address Inputs
DQ0 -31	Data In/Out
V _{SS}	Ground
RAS	Row Address Strobe
CAS0	1st Byte Column Address Strobe
CAS1	2nd Byte Column Address Strobe
CAS2	3rd Byte Column Address Strobe
CAS3	4th Byte Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
V _{CC}	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to V _{CC} +0.5V	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.3 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	V

* 1 : V_{CC}+1.3V at pulse width ≤ 15ns (pulse width is measured at V_{CC})

* 2 : - 1.3V at pulse width ≤ 15ns (pulse width is measured at V_{SS})

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.3V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	- 5	5	μA
Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued)

Symbol	Power	Speed	Max		Units
			KM432V504	KM432V524	
I _{CC1}	Don't care	-7	80	140	mA
		-8	70	130	mA
I _{CC2}	Don't care	Don't care	1	1	mA
I _{CC3}	Don't care	-7	80	140	mA
		-8	70	130	mA
I _{CC4}	Don't care	-7	80	90	mA
		-8	70	80	mA
I _{CC5}	Don't care	Don't care	500	500	μA
I _{CC6}	Don't care	-7	80	140	mA
		-8	70	130	mA
I _{CC7}	L	Don't care	350	250	μA
I _{CC8}	L	Don't care	200	200	μA

I_{CC1}* : Operating Current (\overline{RAS} , \overline{XCAS} , Address cycling @t_{RC}=min.)

I_{CC2} : Standby Current ($\overline{RAS}=\overline{XCAS}=\overline{W}=V_{IH}$)

I_{CC3}* : \overline{RAS} -Only Refresh Current ($\overline{XCAS}=V_{IH}$, \overline{RAS} , Address cycling @t_{RC}=min.)

I_{CC4}* : Hyper Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{XCAS} , Address cycling @t_{HPC}=min.)

I_{CC5} : Standby Current ($\overline{RAS}=\overline{XCAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : \overline{CAS} -before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{XCAS} cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode
 Input high voltage(V_{IH})=V_{CC}-0.2V, Input low voltage(V_{IL})=0.2V, $\overline{XCAS}=0.2V$,
 Din = Don't care, Extended t_{RC}= 32.3μs(4K)/125μs(1K), t_{TRAS}=t_{TRASmin}~200 ns

I_{CC8} : Self Refresh Current

$\overline{RAS}=\overline{XCAS}=0.2V$, $\overline{W}=\overline{OE}=A0 \sim A11 = V_{CC}-0.2V$ or 0.2V,

DQ0 ~ DQ31= V_{CC}-0.2V, 0.2V or Open

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one Hyper page mode cycle time t_{HPC}.

CAPACITANCE($T_A=25^\circ\text{C}$, 3.3V, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A11]	C_{IN1}	-	6	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{XCAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ31]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 2)

Test condition : $V_{CC}=3.3V \pm 0.3V$, $V_{ih}/V_{il}=2.2/0.8V$, $V_{oh}/V_{ol}=2.0/0.8V$

Parameter	Symbol	- 7		- 8		Units	Notes
		Min	Max	Min	Max		
Random read or write cycle time	tRC	124		144		ns	
Read-modify-write cycle time	tRWC	170		190		ns	
Access time from $\overline{\text{RAS}}$	tRAC		70		80	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		20		20	ns	3,4,5
Access time from column address	tAA		35		40	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	3		3		ns	3
$\overline{\text{OE}}$ to output in Low-Z	tOLZ	3		3		ns	3
Output buffer turn-off delay from $\overline{\text{CAS}}$	tCEZ	3	15	3	15	ns	6,13
Transition time (rise and fall)	tT	2	50	2	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	20		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	60		70		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	15	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	35	15	40	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		ns	
Row address set-up time	tASR	0		0		ns	
Row address hold time	tRAH	10		10		ns	
Column address set-up time	tASC	0		0		ns	14
Column address hold time	tCAH	15		15		ns	14
Column address to $\overline{\text{RAS}}$ lead time	tRAL	35		40		ns	
Read command set-up time	tRCS	0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		ns	8
Write command set-up time	tWCS	0		0		ns	7
Write command hold time	tWCH	15		15		ns	
Write command pulse width	tWCP	15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	20		20		ns	



AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 7		- 8		Units	Notes
		Min	Max	Min	Max		
Write command to $\bar{C}AS$ lead time	tCWL	15		20		ns	17
Data set-up time	tDS	0		0		ns	9
Data hold time	tDH	15		15		ns	9
Refresh period(1K, Normal)	tREF		16		16	ms	
Refresh period(4K, Normal)	tREF		64		64	ms	
Refresh period(L-ver)	tREF		128		128	ms	
$\bar{C}AS$ to \bar{W} delay time	tCWD	44		44		ns	7,16
$\bar{R}AS$ to \bar{W} delay time	tRWD	94		104		ns	7
Column address to \bar{W} delay time	tAWD	59		64		ns	7
$\bar{C}AS$ precharge to \bar{W} delay time	tCPWD	64		69		ns	
$\bar{C}AS$ set-up time ($\bar{C}AS$ -before- $\bar{R}AS$ refresh)	tCSR	5		5		ns	18
$\bar{C}AS$ hold time ($\bar{C}AS$ -before- $\bar{R}AS$ refresh)	tCHR	10		10		ns	19
$\bar{R}AS$ to $\bar{C}AS$ precharge time	tRPC	5		5		ns	
$\bar{C}AS$ precharge time($\bar{C}BR$ counter test cycle)	tCPT	25		30		ns	
Access time from $\bar{C}AS$ precharge	tCPA		40		45	ns	3
Hyper Page mode cycle time	tHPC	30		35		ns	11
Hyper Page mode read-modify-write cycle time	tHPRWC	71		81		ns	11
$\bar{C}AS$ precharge time Hyper page cycle)	tCP	10		10		ns	15
$\bar{R}AS$ pulse width (Hyper page cycle)	tRASP	70	200K	80	200K	ns	
$\bar{R}AS$ hold time from $\bar{C}AS$ precharge	tRHCP	40		45		ns	
$\bar{O}E$ access time	tOEA		20		20	ns	3
$\bar{O}E$ to data delay	tOED	20		20		ns	
Out put buffer turn off delay time from $\bar{O}E$	tOEZ	3	20	3	20	ns	6
$\bar{O}E$ command hold time	tOEH	20		20		ns	
Output data hold time	tDOH	5		5		ns	
Output buffer turn off delay from $\bar{R}AS$	tREZ	3	20	3	20	ns	6,13
Output buffer turn off delay from \bar{W}	tWEZ	3	20	3	20	ns	6
\bar{W} to data delay	tWED	20		20		ns	
$\bar{O}E$ to $\bar{C}AS$ hold time	tOCH	5		5		ns	
$\bar{C}AS$ hold time to $\bar{O}E$	tCHO	5		5		ns	
$\bar{O}E$ precharge time	tOEP	5		5		ns	
\bar{W} pulse width	tWPE	5		5		ns	
$\bar{R}AS$ pulse width(\bar{C} - \bar{B} - \bar{R} self refresh)	tRASS	100		100		us	12
$\bar{R}AS$ precharge time (\bar{C} - \bar{B} - \bar{R} self refresh)	tRPS	130		150		ns	12
$\bar{C}AS$ hold time (\bar{C} - \bar{B} - \bar{R} self refresh)	tCHS	-50		-50		ns	12

NOTES


1. An initial pause of 200µs is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 1 TTL loads and 50pF.
4. Operation within the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-modify-write cycles.
10. Operation within the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RAD}}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled by t_{AA} .

2


KM432V50(2)4 Truth Table

$\overline{\text{RAS}}$	$\overline{\text{CAS1}}$	$\overline{\text{CAS2}}$	$\overline{\text{CAS3}}$	$\overline{\text{CAS4}}$	$\overline{\text{W}}$	$\overline{\text{OE}}$	DQ0 - DQ7	DQ8 - DQ15	DQ16 - DQ23	DQ24 - DQ31	STATE
H	X	X	X	X	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Standby
L	H	H	H	H	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Refresh
L	L	H	H	H	H	L	DQ-OUT	Hi-Z	Hi-Z	Hi-Z	Byte Read
L	H	L	H	H	H	L	Hi-Z	DQ-OUT	Hi-Z	Hi-Z	Byte Read
L	H	H	L	H	H	L	Hi-Z	Hi-Z	DQ-OUT	Hi-Z	Byte Read
L	H	H	H	L	H	L	Hi-Z	Hi-Z	Hi-Z	DQ-OUT	Byte Read
L	L	L	L	L	H	L	DQ-OUT	DQ-OUT	DQ-OUT	DQ-OUT	2Word Read
L	L	H	H	H	L	H	DQ-IN	-	-	-	Byte Write
L	H	L	H	H	L	H	-	DQ-IN	-	-	Byte Write
L	H	H	L	H	L	H	-	-	DQ-IN	-	Byte Write
L	H	H	H	L	L	H	-	-	-	DQ-IN	Byte Write
L	L	L	L	L	L	H	DQ-IN	DQ-IN	DQ-IN	DQ-IN	2Word Write
L	L	L	L	L	H	H	Hi-Z	Hi-Z	Hi-Z	Hi-Z	-

11. $t_{ASC} \geq 7.0ns$, Assume $t_T = 2.0 ns$
12. 4096 cycle(1024 cycle) of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification(L-version).
13. If \overline{RAS} goes to high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{CAS} high going. If \overline{CAS} goes to high before \overline{RAS} high going, the open circuit condition of the output is achieved by \overline{RAS} high going.
14. t_{ASC} , t_{CAH} are referenced to the earlier \overline{CAS} falling edge.
15. t_{CP} is specified from the last \overline{CAS} rising edge in the previous cycle to the first \overline{CAS} falling edge in the next cycle.
16. t_{CWD} is referenced to the later \overline{CAS} falling edge at word read-modify-write cycle.
17. t_{CWL} is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.



18. t_{CSR} is referenced to earlier \overline{CAS} falling low before \overline{RAS} transition low.
19. t_{CHR} is referenced to the later \overline{CAS} rising high after \overline{RAS} transition low.



64M DRAM

- KM48V8000
KM48V8100
- KM44V16000
KM44V16100
- KM48V8000A
KM48V8100A
- KM44V16000A
KM44V16100A

8M x 8 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 8,388,608 x 8 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-5, -6, or -7) are optional features of this family.

All of this family have \overline{CAS} -before- \overline{RAS} refresh, \overline{RAS} -only refresh and Hidden refresh capabilities.

This 8Mx8 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



FEATURES

- Part Identification
 - KM48V8000 (3.3V, 8K Ref.)
 - KM48V8100 (3.3V, 4K Ref.)

• Active Power Dissipation

Unit : mW

Speed	8K	4K
-5	432	612
-6	396	576
-7	360	540

- Fast Page Mode operation
- \overline{CAS} -before- \overline{RAS} refresh capability
- \overline{RAS} -only and Hidden refresh capability
- Fast parallel test mode capability
- LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ package
- +3.3V±0.3V power supply


• Refresh cycles

Part NO.	Refresh cycle	Refresh period
V8000	8K	128ms
V8100	4K	64ms

• Performance range:


Speed	tRAC	tCAC	tRC	tPC
-5	50ns	13ns	90ns	35ns
-6	60ns	15ns	110ns	40ns
-7	70ns	20ns	130ns	45ns

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



* () : N.C for 4K Refresh product

Pin Name	Pin Function
A0 - A12	Address Inputs(8K Product)
A0 - A11	Address Inputs(4K Product)
DQ0 - 7	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
Vcc	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A = 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3*1	V
Input Low Voltage	V _{IL}	-0.3 ²	-	0.8	V

*1 : V_{CC}+1.3V at pulse width ≤ 15ns (pulse width is measured at V_{CC})
 *2 : -1.3V at pulse width ≤ 15ns (pulse is measured at V_{SS})

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.3V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	- 5	5	μA
Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Symbol	Speed	Max		Units
		KM48V8000	KM48V8100	
I _{CC1}	-5	120	170	mA
	-6	110	160	mA
	-7	100	150	mA
I _{CC2}	Don't care	1	1	mA
I _{CC3}	-5	120	170	mA
	-6	110	160	mA
	-7	100	150	mA
I _{CC4}	-5	90	100	mA
	-6	80	90	mA
	-7	70	80	mA
I _{CC5}	Don't care	500	500	μA
I _{CC6}	-5	120	170	mA
	-6	110	160	mA
	-7	100	150	mA

I_{CC1}* : Operating Current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC2} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3}* : \overline{RAS} -only Refresh Current ($\overline{CAS}=V_{IH}$, \overline{RAS} cycling @t_{RC}=min.)

I_{CC4}* : Fast Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @t_{PC}=min.)

I_{CC5} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : \overline{CAS} -Before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one fast page mode cycle time t_{PC}.

KM48V8000, KM48V8100

CAPACITANCE($T_A=25^{\circ}\text{C}$, $V_{CC}=3.3\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A12]	C_{IN1}	-	10	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}$, OE]	C_{IN2}	-	10	pF
Output Capacitance [DQ0 - DQ7]	C_{DQ}	-	15	pF

AC CHARACTERISTICS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, See note 2)

Test condition : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{in}/V_{il}=2.0/0.8\text{V}$, $V_{oh}/V_{ol}=2.0/0.8\text{V}$

Parameter	Symbol	- 5		- 6		- 7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		ns	
Read-modify-write cycle time	tRWC	133		155		185		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		13		15		20	ns	3,4,5
Access time from column address	tAA		25		30		35	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	13	0	15	0	20	ns	6
Transition time (rise and fall)	tT	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		50		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	70	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	13		15		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	13	10K	15	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	37	20	45	20	50	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	15	35	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	40		50		55		ns	
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	
Write command hold time	tWCH	10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	40		50		55		ns	
Write command pulse width	tWP	10		10		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	13		15		20		ns	

2

AC CHARACTERISTICS ($0^{\circ}\text{C} \leq \text{T}_A \leq 70^{\circ}\text{C}$, See note 2)

Parameter	Symbol	- 5		- 6		- 7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		ns	9
Data hold time	tDH	10		15		15		ns	9
Data hold time referenced to RAS	tDHR	40		50		55		ns	
Refresh period(4K)	tREF		64		64		64	ms	
Refresh period(8K)	tREF		128		128		128	ms	
Write command set-up time	tWCS	0		0		0		ns	7
CAS to W delay time	tCWD	36		40		50		ns	7
RAS to W delay time	tRWD	73		85		100		ns	7
Column address to W delay time	tAWD	48		55		65		ns	7
CAS precharge to W delay time	tCPWD	53		60		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tCSR	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		20		30		ns	
Access time from CAS precharge	tCPA		30		35		40	ns	3
Fast Page mode cycle time	tPC	35		40		45		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		ns	
CAS precharge time (Fast page cycle)	tCP	10		10		10		ns	
RAS pulse width (Fast page cycle)	tRASP	50	200K	60	200K	70	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		ns	
OE access time	tOEA		13		15		20	ns	
OE to data delay	tOED	13		15		20		ns	
Out put buffer turn off delay time from OE	tOEZ	0	13	0	15	0	20	ns	13
OE command hold time	tOEH	13		15		20		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		ns	11
Write command hold time(Test mode in)	tWTH	10		10		10		ns	11
W to RAS precharge time(C-B-R refresh)	tWRP	10		10		10		ns	
W to RAS hold time(C-B-R refresh)	tWRH	10		10		10		ns	

TEST MODE CYCLE

(Note. 12)

Parameter	Symbol	-5		-6		-7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	95		115		135		ns	
Read-modify-write cycle time	t _{RWC}	138		160		190		ns	
Access time from RAS	t _{RAC}		55		65		75	ns	3,4,10
Access time from CAS	t _{CAC}		18		20		25	ns	3,4,5
Access time from column address	t _{AA}		30		35		40	ns	3,10
RAS pulse width	t _{RAS}	55	10K	65	10K	75	10K	ns	
CAS pulse width	t _{CAS}	18	10K	20	10K	25	10K	ns	
RAS hold time	t _{RSH}	18		20		25		ns	
CAS hold time	t _{CSH}	55		65		75		ns	
Column address to RAS lead time	t _{RAL}	30		35		40		ns	
CAS to W delay time	t _{CWD}	41		45		55		ns	7
RAS to W delay time	t _{RWD}	78		90		105		ns	7
Column address to W delay time	t _{AWD}	53		60		70		ns	7
Fast Page mode cycle time	t _{PC}	40		45		50		ns	
Fast page mode read-modify-write cycle time	t _{PRWC}	81		90		105		ns	
RAS pulse width (Fast page cycle)	t _{RASP}	55	200K	65	200K	75	200K	ns	
Access time form CAS precharge	t _{CPA}		35		40		45	ns	3
OE access time	t _{OEA}		18		20		25	ns	
OE to data delay	t _{OED}	18		20		25		ns	
OE command hold time	t _{OEH}	18		20		25		ns	

2

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.

16M x 4 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 16,777,216 x 4 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-5, -6, or -7) are optional features of this family.

All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities.

This 16Mx4 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

FEATURES

• Part Identification

- KM44V16000 (3.3V, 8K Ref.)
- KM44V16100 (3.3V, 4K Ref.)

• Active Power Dissipation

Unit : mW

Speed	8K	4K
-5	432	612
-6	396	576
-7	360	540

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Fast parallel test mode capability
- LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ package
- +3.3V±0.3V power supply


• Refresh cycles

Part NO.	Refresh cycle	Refresh period
V16000	8K	128ms
V16100	4K	64ms

• Performance range:

Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{PC}
-5	50ns	13ns	90ns	35ns
-6	60ns	15ns	110ns	40ns
-7	70ns	20ns	130ns	45ns


FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)

• KM44V160(1)00J



* () : N.C for 4K Refresh product

Pin Name	Pin Function
A0 - A12	Address Inputs(8K Product)
A0 - A11	Address Inputs(4K Product)
DQ0 -3	Data In/Out
V _{ss}	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
V _{cc}	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	V

*1 : V_{CC}+1.3V at pulse width ≤ 15ns (pulse width is measured at V_{CC})

*2 : -1.3V at pulse width ≤ 15ns (pulse is measured at V_{SS})

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.3V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	- 5	5	μA
Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Symbol	Speed	Max		Units
		KM44V16000	KM44V16100	
I _{CC1}	-5	120	170	mA
	-6	110	160	mA
	-7	100	150	mA
I _{CC2}	Don't care	1	1	mA
I _{CC3}	-5	120	170	mA
	-6	110	160	mA
	-7	100	150	mA
I _{CC4}	-5	90	100	mA
	-6	80	90	mA
	-7	70	80	mA
I _{CC5}	Don't care	500	500	μA
I _{CC6}	-5	120	170	mA
	-6	110	160	mA
	-7	100	150	mA

I_{CC1}* : Operating Current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{CC2} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3}* : \overline{RAS} -only Refresh Current ($\overline{CAS}=V_{IH}$, \overline{RAS} cycling @t_{RC}=min.)

I_{CC4}* : Fast Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @t_{PC}=min.)

I_{CC5} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : \overline{CAS} -Before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one fast page mode cycle time t_{PC}.

KM44V16000, KM44V16100

CAPACITANCE ($T_A=25^\circ\text{C}$, $V_{CC}=3.3\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A12]	C_{IN1}	-	10	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	C_{IN2}	-	10	pF
Output Capacitance [DQ0 - DQ3]	C_{DO}	-	15	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 2)

Test condition : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{in}/V_{it}=2.0/0.8\text{V}$, $V_{oh}/V_{ol}=2.0/0.8\text{V}$

Parameter	Symbol	-5		-6		-7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		ns	
Read-modify-write cycle time	tRWC	133		155		185		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		13		15		20	ns	3,4,5
Access time from column address	tAA		25		30		35	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	13	0	15	0	20	ns	6
Transition time (rise and fall)	tT	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		50		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	70	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	13		15		20		ns	
$\overline{\text{CAS}}$ hold time	tCSH	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	13	10K	15	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	37	20	45	20	50	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	15	35	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	40		50		55		ns	
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	
Write command hold time	tWCH	10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	40		50		55		ns	
Write command pulse width	tWP	10		10		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	13		15		20		ns	

KM44V16000, KM44V16100

AC CHARACTERISTICS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, See note 2)

Parameter	Symbol	- 5		- 6		- 7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		ns	9
Data hold time	tDH	10		15		15		ns	9
Data hold time referenced to RAS	tDHR	40		50		55		ns	
Refresh period(4K)	tREF		64		64		64	ms	
Refresh period(8K)	tREF		128		128		128	ms	
Write command set-up time	tWCS	0		0		0		ns	7
CAS to \bar{W} delay time	tCWD	36		40		50		ns	7
RAS to \bar{W} delay time	tRWD	73		85		100		ns	7
Column address to \bar{W} delay time	tAWD	48		55		65		ns	7
CAS precharge to \bar{W} delay time	tCPWD	53		60		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tCSR	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		ns	
CAS precharge time(CBR counter test cycle)	tCPT	20		20		30		ns	
Access time from CAS precharge	tCPA		30		35		40	ns	3
Fast Page mode cycle time	tPC	35		40		45		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		ns	
CAS precharge time (Fast page cycle)	tCP	10		10		10		ns	
RAS pulse width (Fast page cycle)	tRASP	50	200K	60	200K	70	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		ns	
OE access time	tOEA		13		15		20	ns	
OE to data delay	tOED	13		15		20		ns	
Out put buffer turn off delay time from OE	tOEZ	0	13	0	15	0	20	ns	13
OE command hold time	tOEH	13		15		20		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		ns	11
Write command hold time(Test mode in)	tWTH	10		10		10		ns	11
\bar{W} to RAS precharge time(C-B-R refresh)	tWRP	10		10		10		ns	
\bar{W} to RAS hold time(C-B-R refresh)	tWRH	10		10		10		ns	

TEST MODE CYCLE

(Note. 12)

Parameter	Symbol	-5		-6		-7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		ns	
Read-modify-write cycle time	tRWC	138		160		190		ns	
Access time from RAS	tRAC		55		65		75	ns	3,4,10
Access time from CAS	tCAC		18		20		25	ns	3,4,5
Access time from column address	tAA		30		35		40	ns	3,10
RAS pulse width	tRAS	55	10K	65	10K	75	10K	ns	
CAS pulse width	tCAS	18	10K	20	10K	25	10K	ns	
RAS hold time	tRSH	18		20		25		ns	
CAS hold time	tCSH	55		65		75		ns	
Column address to RAS lead time	tRAL	30		35		40		ns	
CAS to W delay time	tCWD	41		45		55		ns	7
RAS to W delay time	tRWD	78		90		105		ns	7
Column address to W delay time	tAWD	53		60		70		ns	7
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast page mode read-modify-write cycle time	tPRWC	81		90		105		ns	
RAS pulse width (Fast page cycle)	tRASP	55	200K	65	200K	75	200K	ns	
Access time form CAS precharge	tCPA		35		40		45	ns	3
OE access time	tOEA		18		20		25	ns	
OE to data delay	tOED	18		20		25		ns	
OE command hold time	tOEH	18		20		25		ns	

2

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1 TTL loads and 100pF.
4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
5. Assumes that tRCD \geq tRCD(max).
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. tWCS, tRWD, tCWD and tAWD are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If tWCS \geq tWCS(min), the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tCWD \geq tCWD(min), tRWD \geq tRWD(min) and tAWD \geq tAWD(min), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either tRCH or tRRH must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. tOFF(max) and tOEZ(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.

8M x 8 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 8,388,608 x 8 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-5, -6, or -7), power consumption(Normal, Low power, or Self-refresh power) and package type(SOJ or TSOP-II) are optional features of this family.

All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in self-refresh version.

This 8Mx8 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

FEATURES

• Part Identification

- KM48V8000A/A-L(3.3V, 8K Ref.)
- KM48V8100A/A-L(3.3V, 4K Ref.)

• Active Power Dissipation

Unit : mW

Speed	8K	4K
-5	396	540
-6	288	504
-7	252	468

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ only and Hidden refresh capability
- Self-refresh capability(L-ver only)
- Fast parallel test mode capability
- LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- +3.3V±0.3V power supply

• Refresh cycles


Part NO.	Refresh cycle	Refresh	
		Normal	L
V8000*	8K	64ms	256ms
V8100	4K		

- * Access mode & $\overline{\text{RAS}}$ only refresh mode : 8K cycle/64ms
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ & Hidden refresh mode : 4K cycle/64ms

• Performance range:


Speed	tRAC	tCAC	tRC	tPC
-5	50ns	13ns	90ns	35ns
-6	60ns	15ns	110ns	40ns
-7	70ns	20ns	130ns	45ns

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



* (N.C) : N.C for 4K Refresh product

Pin Name	Pin Function
A0 - A12	Address Inputs(8K Product)
A0 - A11	Address Inputs(4K Product)
DQ0 -7	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
Vcc	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A = 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	V

*1 : V_{CC}+1.3V at pulse width ≤ 15ns (pulse width is measured at V_{CC})

*2 : -1.3V at pulse width ≤ 15ns (pulse is measured at V_{SS})

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.3V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	- 5	5	μA
Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued.)

Symbol	Power	Speed	Max		Units
			KM48V8000	KM48V8100	
Icc1	Don't care	-5	110	150	mA
		-6	100	140	mA
		-7	90	130	mA
Icc2	Normal L	Don't care	1	1	mA
			1	1	mA
Icc3	Don't care	-5	110	150	mA
		-6	100	140	mA
		-7	90	130	mA
Icc4	Don't care	-5	80	95	mA
		-6	70	85	mA
		-7	60	75	mA
Icc5	Normal L	Don't care	500	500	μA
			500	500	μA
Icc6	Don't care	-5	150	150	mA
		-6	140	140	mA
		-7	130	130	mA
Icc7	L	Don't care	450	450	μA
Icc8	L	Don't care	450	450	μA

Icc1* : Operating Current (\overline{RAS} and \overline{CAS} cycling @tRC=min.)

Icc2 : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

Icc3* : RAS-only Refresh Current ($\overline{CAS}=V_{IH}$, \overline{RAS} cycling @tRC=min.)

Icc4* : Fast Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @tPC=min.)

Icc5 : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

Icc6* : \overline{CAS} -Before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{CAS} cycling @tRC=min.)

Icc7 : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, $\overline{CAS}=\overline{CAS}$ -before- \overline{RAS} cycling or $0.2V$

\overline{W} , $\overline{OE} = V_{IH}$, Address = Don't care, DQ=Open, $T_{RC} = 62.5\mu s$

$T_{RAS} = T_{RASmin} \sim 300 ns$

Icc8 : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$, $\overline{W}=\overline{OE}=A0 \sim A12(A11) = V_{CC}-0.2V$ or $0.2V$, DQ0 ~ DQ7= $V_{CC}-0.2V$, $0.2V$ or Open

* NOTE : Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, and Icc6, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In Icc4, address can be changed maximum once within one fast page mode cycle time tPC.

CAPACITANCE ($T_A=25^\circ\text{C}$, $V_{CC}=3.3\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A12]	C_{IN1}	-	5	pF
Input capacitance [RAS, CAS, W, OE]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ7]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 2)

Test condition : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{ih}/V_{il}=2.0/0.8\text{V}$, $V_{oh}/V_{ol}=2.0/0.8\text{V}$

Parameter	Symbol	- 5		- 6		- 7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		ns	
Read-modify-write cycle time	tRWC	133		155		185		ns	
Access time from RAS	tRAC		50		60		70	ns	3,4,10
Access time from CAS	tCAC		13		15		20	ns	3,4,5
Access time from column address	tAA		25		30		35	ns	3,10
CAS to output in Low-Z	tCLZ	0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	13	0	15	0	20	ns	6,13
Transition time (rise and fall)	tT	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	30		40		50		ns	
RAS pulse width	tRAS	50	10K	60	10K	70	10K	ns	
RAS hold time	tRSH	13		15		20		ns	
CAS hold time	tCSH	50		60		70		ns	
CAS pulse width	tCAS	13	10K	15	10K	20	10K	ns	
RAS to CAS delay time	tRCD	20	37	20	45	20	50	ns	4
RAS to column address delay time	tRAD	15	25	15	30	15	35	ns	10
CAS to RAS precharge time	tCRP	5		5		5		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	10		10		15		ns	
Column address to RAS lead time	tRAL	25		30		35		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to CAS	tRCH	0		0		0		ns	8
Read command hold time referenced to RAS	tRRH	0		0		0		ns	
Write command hold time	tWCH	10		10		15		ns	
Write command pulse width	tWP	10		10		15		ns	
Write command to RAS lead time	tRWL	15		15		20		ns	
Write command to CAS lead time	tCWL	13		15		20		ns	

2

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		ns	9
Data hold time	tDH	10		10		15		ns	9
Refresh period(4K, Normal)	tREF		64		64		64	ms	
Refresh period(8K, Normal)	tREF		64		64		64	ms	
Refresh period(L-ver)	tREF		256		256		256	ms	
Write command set-up time	tWCS	0		0		0		ns	7
CAS to \bar{W} delay time	tCWD	36		40		50		ns	7
RAS to \bar{W} delay time	tRWD	73		85		100		ns	7
Column address to \bar{W} delay time	tAWD	48		55		65		ns	7
CAS precharge to \bar{W} delay time	tCPWD	53		60		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tCSR	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		ns	
CAS precharge time(CBF counter test cycle)	tCPT	20		20		30		ns	
Access time from CAS precharge	tCPA		30		35		40	ns	3
Fast Page mode cycle time	tPC	35		40		45		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		ns	
CAS precharge time (Fast page cycle)	tCP	10		10		10		ns	
RAS pulse width (Fast page cycle)	tRASP	50	200K	60	200K	70	200K	ns	
RAS hold time from $\bar{C}AS$ precharge	tRHCP	30		35		40		ns	
$\bar{O}E$ access time	tOEA		13		15		20	ns	
$\bar{O}E$ to data delay	tOED	13		15		20		ns	
Output buffer turn off delay time from $\bar{O}E$	tOEZ	0	13	0	15	0	20	ns	13
$\bar{O}E$ command hold time	tOEH	13		15		20		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		ns	11
Write command hold time(Test mode in)	tWTH	15		15		15		ns	11
\bar{W} to RAS precharge time(C-B- \bar{R} refresh)	tWRP	10		10		10		ns	
\bar{W} to RAS hold time(C-B- \bar{R} refresh)	tWRH	10		10		10		ns	
RAS pulse width(C-B- \bar{R} self refresh)	tRASS	100		100		100		us	14
RAS precharge time (C-B- \bar{R} self refresh)	tRPS	90		110		130		ns	14
CAS hold time (C-B- \bar{R} self refresh)	tCHS	-50		-50		-50		ns	14

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5		-6		-7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		ns	
Read-modify-write cycle time	tRWC	138		160		190		ns	
Access time from RAS	tRAC		55		65		75	ns	3,4,10,12
Access time from CAS	tCAC		18		20		25	ns	3,4,5,12
Access time from column address	tAA		30		35		40	ns	3,10,12
RAS pulse width	tRAS	55	10K	65	10K	75	10K	ns	
CAS pulse width	tCAS	18	10K	20	10K	25	10K	ns	
RAS hold time	tRSH	18		20		25		ns	
CAS hold time	tCSH	55		65		75		ns	
Column address to RAS lead time	tRAL	30		35		40		ns	
CAS to \bar{W} delay time	tCWD	41		45		55		ns	7
RAS to \bar{W} delay time	tRWD	78		90		105		ns	7
Column address to \bar{W} delay time	tAWD	53		60		70		ns	7
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast page mode read-modify-write cycle time	tPRWC	81		90		105		ns	
RAS pulse width (Fast page cycle)	tRASP	55	200K	65	200K	75	200K	ns	
Access time form CAS precharge	tCPA		35		40		45	ns	3
OE access time	tOEA		18		20		25	ns	
OE to data delay	tOED	18		20		25		ns	
OE command hold time	tOEH	18		20		25		ns	

2

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 100pF and $V_{oh} = 2.0V(I_{out} = -2mA)$, $V_{ol} = 0.8V(I_{out} = 2mA)$
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read- modify -write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} , t_{OEA} , and t_{CPA} is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. 8192(8K Ref.)/4096(4K Ref.) cycles of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.

16M x 4 Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 16,777,216 x 4 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-5, -6, or -7), power consumption(Normal, Low power, or Self-refresh power) and package type(SOJ or TSOP-II) are optional features of this family.

All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Further more, Self-refresh operation is available in self-refresh version.

This 16Mx4 Fast Page mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.



FEATURES

• Part Identification

- KM44V16000A/A-L(3.3V, 8K Ref.)
- KM44V16100A/A-L(3.3V, 4K Ref.)

• Active Power Dissipation

Unit : mW

Speed	8K	4K
-5	396	540
-6	288	504
-7	252	468

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ only and Hidden refresh capability
- Self-refresh capability(L-ver only)
- Fast parallel test mode capability
- LVTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- +3.3V±0.3V power supply

• Refresh cycles


Part NO.	Refresh cycle	Refresh period	
		Normal	L
V16000*	8K	64ms	256ms
V16100	4K		

- * Access mode & $\overline{\text{RAS}}$ only refresh mode
 : 8K cycle/64ms
 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ & Hidden refresh mode
 : 4K cycle/64ms

• Performance range:


Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{PC}
-5	50ns	13ns	90ns	35ns
-6	60ns	15ns	110ns	40ns
-7	70ns	20ns	130ns	45ns

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONIC CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



* (N.C) : N.C for 4K Refresh product

Pin Name	Pin Function
A0 - A12	Address Inputs(8K Product)
A0 - A11	Address Inputs(4K Product)
DQ0 -3	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Outputs Enable
Vcc	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +4.6	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +4.6	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	V

*1 : V_{CC}+1.3V at pulse width ≤ 15ns (pulse width is measured at V_{CC})

*2 : -1.3V at pulse width ≤ 15ns (pulse is measured at V_{SS})

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{CC} +0.3V, all other pins not under test=0 volt.)	I _{I(L)}	- 5	5	μA
Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{O(L)}	- 5	5	μA
Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued.)

Symbol	Power	Speed	Max		Units
			KM44V16000	KM44V16100	
I _{cc1}	Don't care	-5	110	150	mA
		-6	100	140	mA
		-7	90	130	mA
I _{cc2}	Normal L	Don't care	1	1	mA
			1	1	mA
I _{cc3}	Don't care	-5	110	150	mA
		-6	100	140	mA
		-7	90	130	mA
I _{cc4}	Don't care	-5	80	95	mA
		-6	70	85	mA
		-7	60	75	mA
I _{cc5}	Normal L	Don't care	500	500	μA
			500	500	μA
I _{cc6}	Don't care	-5	150	150	mA
		-6	140	140	mA
		-7	130	130	mA
I _{cc7}	L	Don't care	450	450	μA
I _{ccs}	L	Don't care	450	450	μA

I_{cc1}* : Operating Current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{cc2} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{cc3}* : \overline{RAS} -only Refresh Current ($\overline{CAS}=V_{IH}$, \overline{RAS} cycling @t_{RC}=min.)

I_{cc4}* : Fast Page Mode Current ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address cycling @t_{PC}=min.)

I_{cc5} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{cc6}* : \overline{CAS} -Before- \overline{RAS} Refresh Current (\overline{RAS} and \overline{CAS} cycling @t_{RC}=min.)

I_{cc7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, $\overline{CAS}=\overline{CAS}$ -before- \overline{RAS} cycling or $0.2V$
 \overline{W} , $\overline{OE} = V_{IH}$, Address = Don't care, DQ = Open, Trc= 62.5μs

Tras=Trasmin~300 ns

I_{ccs} : Self Refresh Current

$\overline{RAS}=\overline{CAS}=0.2V$, $\overline{W}=\overline{OE}=A0 \sim A12(A11) = V_{CC}-0.2V$ or $0.2V$, DQ0 ~ DQ3= $V_{CC}-0.2V$, $0.2V$ or Open

* NOTE : I_{cc1}, I_{cc3}, I_{cc4} and I_{cc6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{cc} is specified as an average current. In I_{cc1}, I_{cc3}, and I_{cc6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{cc4}, address can be changed maximum once within one fast page mode cycle time t_{PC}.

KM44V16000A, KM44V16100A

CAPACITANCE ($T_A=25^\circ\text{C}$, $V_{CC}=3.3\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A12]	C_{IN1}	-	5	pF
Input capacitance [RAS, CAS, W, OE]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ3]	C_{DO}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 2)

Test condition : $V_{CC}=3.3\text{V} \pm 0.3\text{V}$, $V_{IH}/V_{IL}=2.0/0.8\text{V}$, $V_{OH}/V_{OL}=2.0/0.8\text{V}$

Parameter	Symbol	- 5		- 6		- 7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		ns	
Read-modify-write cycle time	tRWC	133		155		185		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		13		15		20	ns	3,4,5
Access time from column address	tAA		25		30		35	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	13	0	15	0	20	ns	6,13
Transition time (rise and fall)	tT	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	30		40		50		ns	
RAS pulse width	tRAS	50	10K	60	10K	70	10K	ns	
RAS hold time	tRSH	13		15		20		ns	
CAS hold time	tCSH	50		60		70		ns	
CAS pulse width	tCAS	13	10K	15	10K	20	10K	ns	
RAS to $\overline{\text{CAS}}$ delay time	tRCD	20	37	20	45	20	50	ns	4
RAS to column address delay time	tRAD	15	25	15	30	15	35	ns	10
$\overline{\text{CAS}}$ to RAS precharge time	tCRP	5		5		5		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	10		10		15		ns	
Column address to RAS lead time	tRAL	25		30		35		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	8
Read command hold time referenced to RAS	tRRH	0		0		0		ns	
Write command hold time	tWCH	10		10		15		ns	
Write command pulse width	tWP	10		10		15		ns	
Write command to RAS lead time	tRWL	15		15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	13		15		20		ns	

2

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Data set-up time	tDS	0		0		0		ns	9
Data hold time	tDH	10		10		15		ns	9
Refresh period(4K, Normal)	tREF		64		64		64	ms	
Refresh period(8K, Normal)	tREF		64		64		64	ms	
Refresh period(L-ver)	tREF		256		256		256	ms	
Write command set-up time	tWCS	0		0		0		ns	7
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	36		40		50		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	73		85		100		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	48		55		65		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	53		60		70		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time(CBR counter test cycle)	tCPT	20		20		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		30		35		40	ns	3
Fast Page mode cycle time	tPC	35		40		45		ns	
Fast page mode read-modify-write cycle time	tPRWC	76		85		100		ns	
$\overline{\text{CAS}}$ precharge time (Fast page cycle)	tCP	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast page cycle)	tRASP	50	200K	60	200K	70	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	30		35		40		ns	
$\overline{\text{OE}}$ access time	tOEA		13		15		20	ns	
$\overline{\text{OE}}$ to data delay	tOED	13		15		20		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	0	13	0	15	0	20	ns	13
$\overline{\text{OE}}$ command hold time	tOEH	13		15		20		ns	
Write command set-up time(Test mode in)	tWTS	10		10		10		ns	11
Write command hold time(Test mode in)	tWTH	15		15		15		ns	11
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	tWRP	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	tWRH	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	tRASS	100		100		100		us	14
$\overline{\text{RAS}}$ precharge time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	tRPS	90		110		130		ns	14
$\overline{\text{CAS}}$ hold time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	tCHS	-50		-50		-50		ns	14

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5		-6		-7		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		ns	
Read-modify-write cycle time	tRWC	138		160		190		ns	
Access time from RAS	tRAC		55		65		75	ns	3,4,10,12
Access time from CAS	tCAC		18		20		25	ns	3,4,5,12
Access time from column address	tAA		30		35		40	ns	3,10,12
RAS pulse width	tRAS	55	10K	65	10K	75	10K	ns	
CAS pulse width	tCAS	18	10K	20	10K	25	10K	ns	
RAS hold time	tRSH	18		20		25		ns	
CAS hold time	tCSH	55		65		75		ns	
Column address to RAS lead time	tRAL	30		35		40		ns	
CAS to \bar{W} delay time	tCWD	41		45		55		ns	7
RAS to \bar{W} delay time	tRWD	78		90		105		ns	7
Column address to \bar{W} delay time	tAWD	53		60		70		ns	7
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast page mode read-modify-write cycle time	tPRWC	81		90		105		ns	
RAS pulse width (Fast page cycle)	tRASP	55	200K	65	200K	75	200K	ns	
Access time form CAS precharge	tCPA		35		40		45	ns	3
OE access time	tOEA		18		20		25	ns	
OE to data delay	tOED	18		20		25		ns	
OE command hold time	tOEH	18		20		25		ns	

2

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 100pF and $V_{oh}=2.0V(I_{out} = -2mA)$, $V_{ol}=0.8V(I_{out} = 2mA)$
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. 8192(8K Ref.)/4096(4K Ref.) cycles of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.




TIMING DIAGRAMS 3

1. Fast Page
2. Fast Page
3. Fast Page Mo
4. Fast Page M
5. EDO Mode
6. EDO Mod

Fast Page Mode, x1 Device


TIMING DIAGRAM

READ CYCLE




3

WRITE CYCLE (EARLY WRITE)




READ-WRITE / READ - MODIFY - WRITE CYCLE




3

FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



 Don't Care


3

FAST PAGE MODE READ-MODIFY-WRITE CYCLE



RAS-ONLY REFRESH CYCLE


NOTE : \bar{W} , D_{IN} = Don't care
 D_{OUT} = Open



3


CAS-BEFORE-RAS REFRESH CYCLE

NOTE : A = Don't Care




 Don't Care


HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)


NOTE : D_{OUT} = OPEN



 Don't Care


3

CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE



TEST MODE IN CYCLE


NOTE : D, A = Don't Care



3

CAS-BEFORE-RAS SELF REFRESH CYCLE

NOTE : A ddress = Don't Care




Fast Page Mode, x4 and x8 Device

Fast Page Mode, x4 and x8 Device Timing Diagram CMOS DRAM


WRITE CYCLE (EARLY WRITE)

NOTE : Dout = OPEN



WRITE CYCLE (\overline{OE} CONTROLLED WRITE)


NOTE : $D_{OUT} = OPEN$



 Don't Care

3


READ - MODIFY - WRITE CYCLE



 Don't Care

FAST PAGE READ CYCLE

NOTE : D_{OUT} = Open




3


 Don't Care

FAST PAGE WRITE CYCLE (EARLY WRITE)

NOTE : D_{OUT} = Open



FAST PAGE READ-MODIFY-WRITE CYCLE




 Don't Care

3


RAS-ONLY REFRESH CYCLE

NOTE : \bar{W} , \bar{OE} , D_{IN} = Don't care
 D_{OUT} = Open




CAS-BEFORE-RAS REFRESH CYCLE

NOTE : \bar{W} , \bar{OE} , A = Don't Care



 Don't Care


HIDDEN REFRESH CYCLE (READ)



3


HIDDEN REFRESH CYCLE (WRITE)

NOTE : D_{OUT} = OPEN



 Don't Care


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



3


TEST MODE IN CYCLE

NOTE : \overline{OE} , A = Don't Care



CAS-BEFORE-RAS SELF REFRESH CYCLE


NOTE : \overline{W} , \overline{OE} , A = Don't Care



Fast Page Mode, x16 (2CAS) Device

TIMING DIAGRAM
WORD READ CYCLE

NOTE : $D_{IN} = OPEN$




Don't Care

3

TIMING DIAGRAM
UPPER BYTE READ CYCLE


NOTE : D_{IN} = OPEN



3


WORD WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN



LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



3


UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN



WORD WRITE CYCLE (OE CONTROLLED WRITE)

NOTE : D_{OUT} = OPEN





 Don't Care

3

LOWER BYTE WRITE CYCLE (\overline{OE} CONTROLLED WRITE)


NOTE : D_{OUT} = OPEN




 Don't Care

UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)


NOTE : D_{OUT} = OPEN




 Don't Care

3

WORD READ - MODIFY - WRITE CYCLE




LOWER-BYTE READ - MODIFY - WRITE CYCLE




3


 Don't Care

UPPER-BYTE READ - MODIFY - WRITE CYCLE



 Don't Care


FAST PAGE MODE WORD READ CYCLE




3

FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)


NOTE : Dout = Open



 Don't Care

FAST PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : Dout = Open




3


Don't Care

FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : Dout = Open




FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE




3

FAST PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE



 Don't Care

FAST PAGE MODE UPPER-BYTE-READ-MODIFY-WRITE CYCLE




3

Don't Care


RAS-ONLY REFRESH CYCLE

NOTE : \bar{W} , \bar{OE} , D_{IN} = Don't care
 D_{OUT} = Open



$\bar{C}AS$ -BEFORE- $\bar{R}AS$ REFRESH CYCLE


NOTE : \bar{W} , \bar{OE} , A = Don't Care



 Don't Care


CAS-BEFORE-RAS SELF REFRESH CYCLE

NOTE : \bar{W} , \bar{OE} , A = Don't Care




3

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)

NOTE : D_{OUT} = OPEN




3


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




READ CYCLE



WRITE CYCLE





READ-MODIFY-WRITE



VALID DATA-OUT VALID DATA-IN Don't Care

Fast Page Mode, Quad CAS Device






TIMING DIAGRAM

READ CYCLE

NOTE : $D_{IN} = OPEN$




Don't Care

3

TIMING DIAGRAM


WRITE CYCLE (EARLY WRITE)



Don't Care

TIMING DIAGRAM

WRITE CYCLE ($\overline{\text{OE}}$ CONTROLLED WRITE)




Don't Care


3

TIMING DIAGRAM

READ - MODIFY - WRITE CYCLE




FAST PAGE MODE READ CYCLE




3

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



 Don't Care


FAST PAGE MODE READ-MODIFY-WRITE CYCLE



3


$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE


NOTE : $\overline{\text{W}}$, $\overline{\text{OE}}$, D_{IN} = Don't care
 D_{OUT} = Open




$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE

NOTE : $\overline{\text{W}}$, $\overline{\text{OE}}$, A = Don't Care



 Don't Care


HIDDEN REFRESH CYCLE (READ)




3

HIDDEN REFRESH CYCLE (WRITE)

NOTE : D_{OUT} = OPEN




CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE



3


TEST MODE IN CYCLE

NOTE : \overline{OE} , A = Don't Care



CAS-BEFORE-RAS SELF REFRESH CYCLE


NOTE : \overline{W} , \overline{OE} , A = Don't Care



EDO Mode, x4 and x8 Device

TIMING DIAGRAM


READ CYCLE



3


WRITE CYCLE (EARLY WRITE)

NOTE : D_{OUT} = OPEN




WRITE CYCLE (\overline{OE} CONTROLLED WRITE)

NOTE : DOUT = OPEN





3

 Don't Care


HYPER PAGE WRITE CYCLE (EARLY WRITE)

NOTE : D_{OUT} = Open




 Don't Care

HYPER PAGE READ-MODIFY-WRITE CYCLE




3

HYPER PAGE READ AND WRITE MIXED CYCLE



RAS-ONLY REFRESH CYCLE


NOTE : \bar{W} , \bar{OE} , D_{IN} = Don't care
 D_{OUT} = Open



3


CAS-BEFORE-RAS REFRESH CYCLE

NOTE : \bar{W} , \bar{OE} , A = Don't Care



Don't Care


HIDDEN REFRESH CYCLE (READ)



 Don't Care


HIDDEN REFRESH CYCLE (WRITE)

NOTE : D_{OUT} = OPEN




3

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TEST MODE IN CYCLE


NOTE : $\overline{\text{OE}}$, A = Don't Care



3

CAS-BEFORE-RAS SELF REFRESH CYCLE


NOTE : $\overline{\text{W}}$, $\overline{\text{OE}}$, A = Don't Care



EDO Mode, x16 (2CAS) Device

TIMING DIAGRAM
WORD READ CYCLE


NOTE : D_{IN} = OPEN




3

TIMING DIAGRAM
LOWER BYTE READ CYCLE


NOTE : D_{IN} = OPEN



 Don't Care

TIMING DIAGRAM
UPPER BYTE READ CYCLE


NOTE : D_{IN} = OPEN



3


WORD WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN



LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : D_{OUT} = OPEN




3

UPPER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



 Don't Care

WORD WRITE CYCLE (OE CONTROLLED WRITE)


NOTE : D_{OUT} = OPEN



3

LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)


NOTE : D_{OUT} = OPEN



 Don't Care


UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)

NOTE : DOUT = OPEN




3

WORD READ - MODIFY - WRITE CYCLE




LOWER-BYTE READ - MODIFY - WRITE CYCLE




3


Don't Care

UPPER-BYTE READ - MODIFY - WRITE CYCLE




 Don't Care

HYPER PAGE MODE WORD READ CYCLE




3

HYPER PAGE MODE LOWER BYTE READ CYCLE



HYPER PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = Open




3


Don't Care

HYPER PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = Open




HYPER PAGE MODE WORD READ-MODIFY-WRITE CYCLE



 Don't Care


3

HYPER PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE



Don't Care


HYPER PAGE MODE UPPER-BYTE-READ-MODIFY-WRITE CYCLE



 Don't Care

3


HYPER PAGE READ AND WRITE MIXED CYCLE



 Don't Care

RAS-ONLY REFRESH CYCLE


NOTE : \overline{W} , \overline{OE} , D_{IN} = Don't care
 D_{OUT} = Open



3

CAS-BEFORE-RAS REFRESH CYCLE


NOTE : \overline{W} , \overline{OE} , A = Don't Care




 Don't Care

CAS-BEFORE-RAS SELF REFRESH CYCLE

NOTE : \bar{W} , \bar{OE} , A = Don't Care




HIDDEN REFRESH CYCLE (READ)




3

HIDDEN REFRESH CYCLE (WRITE)

NOTE : D_{OUT} = OPEN



CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE




3




PACKAGE DIMENSIONS

PLASTIC DUAL IN-LINE PACKAGE




4



PLASTIC ZIGZAG IN-LINE PACKAGE


19(20)ZIP 400 mil

Unit : Inches (millimeters)



20 ZIP 400 mil


Unit : Inches (millimeters)



PLASTIC SMALL OUT-LINE J-LEAD

20(26) SOJ 300 mil


Unit : Inches (millimeters)





4

24(26) SOJ 300 mil

Unit : Inches (millimeters)




PLASTIC SMALL OUT-LINE J-LEAD



PLASTIC SMALL OUT-LINE J-LEAD

32 SOJ 400 mil


Unit : Inches (millimeters)



4

34 SOJ 500 mil


Unit : Inches (millimeters)



PLASTIC SMALL OUT-LINE J-LEAD


40SOJ 400 mil

Unit : Inches (millimeters)



42 SOJ 400 mil

Unit : Inches (millimeters)




PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II)

(Forward and Reverse Type)

20(26) TSOP(II) 300 mil


Unit : Inches (millimeters)



4

24(26) TSOP(II) 300 mil

Unit : Inches (millimeters)




PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II)

(Forward and Reverse Type)


24(28) TSOP(II) 400 mil

Unit : Inches (millimeters)



28 TSOP(II) 400 mil

Unit : Inches (millimeters)




PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II)

(Forward and Reverse Type)


32 TSOP(II) 400 mil

Unit : Inches (millimeters)



40(44) TSOP(II) 400 mil

Unit : Inches (millimeters)




PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II)

(Forward and Reverse Type)


44(50) TSOP(II) 400 mil


Unit : Inches (millimeters)



70 TSOP(II) 400 mil

Unit : Inches (millimeters)





메모리 검사기

메모리 검사기=3

구분	1	2	3	4	5	6	7	8	9	10
1										
2										
3										
4										
5										
6										
7										
8										
9										
10										

MANUFACTURER'S

5

제이피

SAMSUNG SEMICONDUCTOR SALES OFFICES-U.S.A.

Northwest
 3655 North First Street
 San Jose, CA 95134
 TEL: (408) 954-7000
 FAX: (408) 954-7883

North Central
 300 Park Boulevard
 Suite 210
 Itasca, IL 60143-2636
 TEL: (708) 775-1050
 FAX: (708) 775-1058

Northeast
 119 Russell Street
 Littleton, MA 01460
 TEL: (508) 486-0700
 FAX: (508) 486-8209

Southwest
 16253 Laguna Canyon Road
 Suite 100
 Irvine, CA 92718
 TEL: (714) 753-7530
 FAX: (714) 753-7544

South Central
 15851 Dallas Parkway
 Suite 410
 Dallas, TX 75248-3307
 TEL: (214) 770-7970
 FAX: (214) 770-7971

Southeast
 802 Greenvalley Road
 Suite 204
 Greensboro, NC 27408
 TEL: (919) 370-1600
 FAX: (919) 370-1633

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

ALABAMA

SOUTHERN COMPONENT SALES
 307 Clinton Ave. East
 Suite 413
 Huntsville, AL 35801
 TEL: (205) 533-6500
 FAX: (205) 533-6578

ARIZONA

O'DONNELL ASSOCIATES
 2432 W. Peoria Ave.
 Suite 1026
 Phoenix, AZ 85029
 TEL: (602) 944-9542
 FAX: (602) 861-2615

O'DONNELL ASSOCIATES
 11449 N. Copper Springs Trail
 Tucson, AZ 85737
 TEL: (602) 797-2047
 FAX: (602) 797-2047

CALIFORNIA

BESTRONICS
 9683 Tierno Granda Street
 Suite 102
 San Diego, CA 92126
 TEL: (619) 693-1111
 FAX: (619) 693-1963

I-SQUARED
 3355-1 Scott Blvd.
 Suite 102
 Santa Clara, CA 95054
 TEL: (408) 988-3400
 FAX: (408) 988-2079

WESTAR REP COMPANY
 15265 Alton Parkway
 Suite 400
 Irvine, CA 92718
 TEL: (714) 453-7900
 FAX: (714) 453-7930

WESTAR REP COMPANY
 26500 Agoura Rd.
 Suite 204
 Calabasas, CA 91302
 TEL: (818) 880-0594
 FAX: (818) 880-5013

CANADA

INTELTECH, INC.
 275 Michael Copeland Drive
 Kanata, Ontario K2M 2G2
 TEL: (613) 762-8014
 FAX: (613) 253-1370

INTELTECH, INC.
 3700 Griffith Street
 Suite 93
 St. Laurent, Quebec H4T 1A7
 TEL: (514) 343-4877
 FAX: (514) 343-4355

INTELTECH, INC.
 5525 Orbitor Drive
 Suite 2
 Mississauga, Ontario L4W4Y8
 TEL: (905) 629-0082
 FAX: (905) 629-1795

COLORADO

FRONT RANGE MARKETING
 3100 Arapahoe Road
 Suite 404
 Boulder, CO 80303
 TEL: (303) 443-4780
 FAX: (303) 447-0371

FLORIDA

B/B TECH SALES
 3900 N.W. 79th Avenue
 Suite 636
 Miami, FL 33166
 TEL: (305) 477-0341
 FAX: (305) 477-0343

DYNE-A-MARK
 500 Winderley Place
 Suite 110
 Maitland, FL 32751
 TEL: (407) 660-1661
 FAX: (407) 660-9407

DYNE-A-MARK
 3355 N.W. 55th Street
 Fort Lauderdale, FL 33309
 TEL: (305) 485-3500
 FAX: (305) 485-6555

DYNE-A-MARK
 742 Penguin Ave., NE
 Palm Bay, FL 32905
 TEL: (407) 725-7470
 FAX: (407) 984-2718

DYNE-A-MARK
 7884 Tent Avenue S
 St. Petersburg, FL 33707
 TEL: (813) 345-9411
 FAX: (813) 345-3731

GEORGIA

SOUTH ATLANTIC COMPONENT SALES
 3300 Holcomb Bridge Road
 Suite 210
 Norcross, GA 30092
 TEL: (404) 447-6154
 FAX: (404) 447-6714

ILLINOIS

DAVIX INTERNATIONAL, LTD.
 1655 N. Arlington Heights Rd.
 Suite 204 East
 Arlington Heights, IL 60004
 TEL: (708) 259-5300
 FAX: (708) 259-5428

INDIANA

GEN II MARKETING, INC.
 31 E. Main Street
 Carmel, IN 46032
 TEL: (317) 848-3083
 FAX: (317) 848-1264

GEN II MARKETING, INC.
 1415 Magnavox Way
 Suite 130
 Ft. Wayne, IN 46804
 TEL: (219) 436-4485
 FAX: (219) 436-1977

5

IOWA

ASSOCIATED ELECTRONIC MARKETERS, INC.
 4001 Shady Oak TEL: (319) 377-1129
 Marion, IA 52302 FAX: (319) 377-1539

KANSAS

ASSOCIATED ELECTRONIC MARKETERS, INC.
 8843 Long St. TEL: (913) 888-0022
 Lenexa, KS 66215 FAX: (913) 888-4848

KENTUCKY

GEN II MARKETING, INC. TEL: (502) 894-9903
 4012 Dupont Circle FAX: (502) 893-2435
 Suite 414
 Louisville, KY 40207

MASSACHUSETTS

NEW TECH SOLUTIONS, INC. TEL: (617) 229-8888
 111 South Bedford Street FAX: (617) 229-1614
 Suite 102
 Burlington, MA 01803

MICHIGAN

MICROTECH SALES TEL: (313) 459-0200
 9357 General Drive FAX: (313) 459-0232
 Suite 116
 Plymouth, MI 48170

MINNESOTA

GP SALES, INC. TEL: (612)831-2362
 7600 Parklawn FAX: (612) 831-2619
 Suite 315
 Edina, MN 55435

MISSOURI

ASSOCIATED ELECTRONIC MARKETERS, INC.
 11520 St. Charles Rock Rd. TEL: (314) 298-9900
 Suite 131 FAX: (314) 298-8660
 Bridgeton, MO 63044

NEW YORK

NEPTUNE ELEC. TEL: (516) 349-1600
 255 Executive Dr. FAX: (516) 349-1343
 Suite 211
 Plainview, NY 11803

T-SQUARED TEL: (315) 699-1559
 6170 Wynmoor Drive FAX: (315) 699-1705
 Cicero, NY 13039

T-SQUARED TEL: (716) 924-9101
 7353 Victor-Pittsford Road FAX: (716) 924-4946
 Victor, NY 14564

T-SQUARED TEL: (607) 625-3983
 1790 Pennsylvania Avenue FAX: (607) 625-5294
 Apalachin, NY 13732

NORTH CAROLINA

SOUTH ATLANTIC COMPONENT SALES
 5200 Park Road TEL: (704) 525-0510
 Suite 103 FAX: (704) 525-9714
 Charlotte, NC 28209

SOUTH ATLANTIC COMPONENT SALES
 4904 Waters Edge Drive TEL: (919) 859-9970
 Suite 268 FAX: (919) 859-9974
 Raleigh, NC 27606

OHIO

J.N. BAILEY & ASSOCIATES TEL: (513) 687-1325
 129 W. Main Street FAX: (513) 687-2930
 New Lebanon, OH 45345

J.N. BAILEY & ASSOC.IATES TEL: (614) 262-7274
 3591 Milton Avenue FAX: (614) 262-0384
 Columbus, OH 43214

J.N. BAILEY & ASSOCIATES TEL: (216) 273-3798
 1667 Devonshire Drive FAX: (216) 225-1461
 Brunswick, OH 44212

OREGON

ATMI TEL: (503) 643-8307
 4900 SW Griffith FAX: (503) 643-4364
 Suite 155
 Beaverton, OR 97005

PENNSYLVANIA

CMS SALES & MARKETING TEL: (215) 834-6840
 527 Plymouth Road FAX: (215) 834-6848
 Suite 420
 Plymouth Meeting, PA 19462

PUERTO RICO

DIGIT-TECH
 P.O. Box 1945 TEL: (809) 892-4260
 Calle Cruz #2 FAX: (809) 892-3366
 Bajos, San German
 Puerto Rico 00753

TEXAS

O'DONNELL ASSOCIATES TEL: (915) 778-2581
 5959 Gateway West FAX: (915) 778-6429
 Suite 558
 El Paso, TX 79925

VIELOCK ASSOCIATES TEL: (214) 881-1940
 555 Republic Drive FAX: (214) 423-8556
 Suite 105
 Plano, TX 75074

VIELOCK ASSOCIATES TEL: (512) 345-8498
 9430 Research Blvd. FAX: (512) 346-4037
 Echelon Bldg. 2, Suite 330
 Austin, TX 78759

VIELOCK ASSOCIATES TEL: (713) 974-3287
 10700 Richmond Avenue FAX: (713) 974-3289
 Suite 108
 Houston, TX 77042

UTAH

FRONT RANGE MARKETING, INC.
 488 E. 6400 South TEL: (801) 288-2500
 Suite 280 FAX: (801) 288-2505
 Murray, UT 84107

WASHINGTON

ATMI TEL: (206) 869-7636
 8521 154th Ave., NE FAX: (206) 869-9841
 Redmond, WA 98052

WISCONSIN

DAVIX INTERNATIONAL LTD. TEL: (414) 255-1600
 N91 W17194 Appleton Avenue FAX: (414) 255-1863
 Menomonee Falls, WI 53051

• • • • •

SAMSUNG SEMICONDUCTOR SALES OFFICES-EUROPE

SAMSUNG SEMICONDUCTOR EUROPE GmbH Am Unisyspark 1, 65843 Sulzbach (Germany) TEL: 0049-6196-582-06 FAX: 0049-6196-750-345	MUENCHEN OFFICE Cari-Zeiss-Ring 9 D-85737 Ismaning bei Muenchen TEL: 0049-89-964838 FAX: 0049-89-964873	MILANO OFFICE Viale G. Matteotti, 26 I-20095 Cusano Milanino TEL: 0039-2-66400181 FAX: 0039-2-6192279	LONDON Samsung House 225 Hook Rise South Surbiton Surrey KT6 7LD TEL: 0044-81-3914550 FAX: 0044-81-9742540	BIRMINGHAM OFFICE Florence House St. Mary's Road Hincley, Leicestershire LE10 1EQ TEL: 0044-455-891111 FAX: 0044-455-612345
PARIS OFFICE Centre d'Affaires La Boursidiere RN 186, Bat. Bourgogne, BP 202 92357 Le Plessis-Robinson TEL: 0033-1-40940700 FAX: 0033-1-40940216	STOCKHOLM OFFICE Bergkaellivaegen 32 P.O. Box 319 S-19130 Sollentuna TEL: 0046-8-6269626 FAX: 0046-8-6268638	BARCELONA OFFICE C. Provenza, 5193-1 E-08025 Barcelona TEL: 0034-3-4-504876 FAX: 0034-3-4-331944	BELGIUM OFFICE Rue de Geneve 10, B3 B-1140 Brussels TEL: 0032-2-2456510 FAX: 0032-2-2456313	

SAMSUNG SEMICONDUCTOR-REPRESENTATIVES

EUROPE

BELGIUM

DANE-LEC BELGIUM

 91-93 Rue J.D. Navez
 B-1210 Bruxelles

 TEL : 0032-2-2167058
 FAX : 0032-2-2166871

DENMARK

EXATEC A/S

 Mileparken 20E
 DK-2740 Skovlunde

 TEL : 0045-44927000
 FAX : 0045-44926020

MIKO KOMPLEMENT AB

 Segersbyvaegen 3
 S-14502 Norsborg

 TEL : 0046-853189080
 FAX : 0046-853175340

FINLAND

TAHINIK OY

 P.O. Box 125
 SF-00241 Helsinki

 TEL : 00358-1482177
 FAX : 00358-1482189

OY FINTRONIC AB

 Pyyntitie 3
 SF-02230 Espoo

 TEL : 00358-0887331
 FAX : 00358-088733342

FRANCE

MEGACHIP

 7 avenue du Canada
 ZA de Courtaboeuf
 91966 LES ULIS Cedex
 FRANCE

 TEL : 0033-1-69290404
 FAX : 0033-1-69290039

SCAIB

 80 Rue d'Arcueil
 Siliic 137
 94523 RUNGIS Cedex
 FRANCE

 TEL : 0033-1-46872313
 FAX : 0033-1-45605549

GERMANY

ASTRONIC GmbH

 Gruenwalder Weg 30
 D-82041 Deisenhofen

 TEL : 0049-89-6130303
 FAX : 0049-89-6131668

CANNING ELECTRONIC DISTRIBUTION CED GmbH

 Laatzener Str. 19
 D-30539 Hannover Delete

 TEL : 0049-511-87640
 FAX : 0049-551-8764160

MSC VERTRIEBS GmbH

 Industrie Str. 16
 D-76297 Stutensee 3

 TEL : 0049-7249-9100
 FAX : 0047-7249-7993

MICRONETICS GmbH

 Dieselstrasse 12
 D-71272 Renningen

 TEL : 0049-7159-92583-0
 FAX : 0049-7159-9258355

SILCOM ELECTRONICS VERTRIEBS GmbH

 Hindenburg Str. 284
 D-41061 Moenchengladbach

 TEL : 0049-2161-15074
 FAX : 0049-2161-183313

ITALY

DEUTSCHE ITT INDUSTRIES GmbH

 Viale Milanofiori E/5
 I-20090 Assago Mi

 TEL : 0039-2-824701
 FAX : 0039-2-8242631/8242831

FANTON COMPONENTS BOLOGNA S.R.L.

 Via O. Simoni, 5
 I-40011 Anzola dell' Emilia

 TEL : 0039-51-735015
 FAX : 0039-51-735013

RAFI ELETTRONICA SPA

 Via Savona 134
 I-20144 Milano

 TEL : 0039-2-48300431
 FAX : 0039-2-428880

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

THE NETHERLANDS

MALCHUS BV HANDELMIJ
Fokkerstraat 511-513
Postbus 48
NI-3125 BD Schiedam

TEL: 0031-10-4277777
FAX: 0031-10-4154867

SPAIN

SEMICONDUCTORS S.A.
Ronda General Mitre
240 Bjs
E-08006 Barcelona

TEL: 0034-3-2172340
FAX: 0034-3-2176598

SWEDEN

MIKO KOMONENTS
Segersbyvaegen 3
P.P. Box 2001
S-14502 Norsborg

TEL : 0046-853-189080
FAX : 0046-853-175340

SWITZERLAND

ELBATEX AG
Hard Str. 72
CH-5430 Wettingen Schweiz

TEL : 0041-56275511
FAX : 0041-56275532

UNITED KINGDOM

MAGNATEC
Coventry Road
Lutterworth
Leicestershire
LE17 4JB

TEL : 0044-455-554711
FAX : 0044-455-552612

ICE ELECTRONICS LTD.

31-32 Stephenson Road
Burrell Road Industrial Estate
St. Ives
Cambridgeshire
PE17 4WJ

TEL : 0044-480-496466
FAX : 0044-480-496621

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

ASIA

HONG KONG

AV. CONCEPT LTD.

Unit 11-15, 11/F1, Block A, TEL : 3347333
Focal Industrial Centre FAX : 7643108
21 Man Lok Street, Hunghom,
Kowloon, Hong Kong

PROTECH COMPONENTS LTD.

Unit 2,3/F, Wah Shing Centre, TEL : 7930882
11 Shing Yip Street, FAX : 7930811
Kwun Tong, Kowloon,
Hong Kong

WISEWORLD ELECTRONICS LTD.

Room 708, Tower A, 7/F1., TEL : 7658923
Hunghom Commercial Centre, FAX : 3636203
37-39 Ma Tau Wai Road, Hunghom,
Kowloon, Hong Kong

IBDT HK LTD. (CHINA AREA)

Unit 2, 23rd floor, TEL : 565-5898
Westlands Center, FAX : 564-5411
No.20 Westlands Road,
Quarry Bay, Hong Kong

SOLARBRITE ELECTRONICS LTD. (CALCULATOR & WATCH)

Unit 1, 11/F, Tower 1, Harbour TEL : 3633233
Centre, 1, Hok cheung FAX : 3633900
St, Hunghom, Kowloon, TLX : 52543 SECL HX
Hong Kong

ATLANTIC COMPONENTS LTD. (MEMORY & PC)

Unit 502, 5/F, Tower III, TEL : 7991996
Enterprise Square, FAX : 7559452
9 Sheung Yuet Road, Kowloon Bay,
Kowloon, Hong Kong

LISENG & CO. (4BIT/8BIT ONE CHIP SOFTWARE HOUSE)

Flat B&C, 6/F, Four Seas TEL : 5431338
Communication Bank Bldg, FAX : 5442602
49-51 Bonham Strand
West, Hong Kong

SOLARI COMPUTER ENGINEERING LTD. (4 BIT/8BIT ONE CHIP SOFTWARE HOUSE)

Room 2018-2025, Tower 1, TEL : 418-0988
Metroplaza, Kwai Fong, FAX : 418-0887
N.T., Hong Kong

DATAWORLD INTERNATIONAL LTD. (MIYUKI ELECTRONICS (HK) LTD.) (ASIC DESIGN HOUSE)

Flat No. 3-4,5/F1., TEL : 7862611
Yuen Shing Ind. Bldg., FAX : 7856213
1033, Yee Kuk Street, West, TLX : 45876 MYK HX
Kowloon, Hong Kong

SYNTHESIS SYSTEMS DESIGN, LTD. (ASIC DESIGN HOUSE)

Unit 4,12/F Chai Wan Ind. City, TEL : 557-1102
Phase 2, No. 70, Wing Tai Road, FAX : 889-2962
Chai Wan, Hong Kong

TAIWAN

YOSUN INDUSTRIAL CORP.

7F, No. 76, Sec. 1, TEL : (02)788-1991
Cheng Kung Rd. Nan Kang, FAX : (02)788-1996
Taipei, R.O.C.

SANT SONG CORP.

4F, No.12, Lane 94, Tsao TEL : (02) 662-7829
Ti Wei, Shen Keng Hsiang, FAX : (02) 662-0781
Taipei Hsien, Taiwan, R.O.C.

SUPREME ELECTRONICS CO., LTD.

18Fl., No.67, Section 2, TEL : (02) 7023258/7023278
Tun hwa S. Road, FAX : (02) 7063196
Taipei, Taiwan, R.O.C.

JAPAN

TOMEN ELECTRONICS CORP.

1-1 Uchisaiwa-Cho 2 Chome TEL : (03) 3506-3654
Chiyoda-Ku Tokyo, 100 Japan FAX : (03) 3506-3497

RIKEI

Nichimen Bldg., TEL : (06) 201-2081
2-2 Nakanojima 2 Chome, FAX : (06) 222-1185
Kita-Ku, Osaka, 530 Japan

ISECO

26-3, Kitamagome 2 Chome, TEL : (03) 3777-3611
Ota-Ku, Tokyo, 143, Japan FAX : (03) 3777-3614

ADO

7F Sasage Bldg., TEL : (03) 3257-2600
4-6 Sotokanda 2 Chome FAX : (03) 3251-9705
Chiyoda-Ku Tokyo, 101 Japan

MARUBUN

8-1 Nihombashi-Odenma-Cho TEL : (03) 3639-9897
Chuo-Ku Tokyo, 103 Japan FAX : (03) 3661-7433

SAMSUNG JAPAN

17F, Hamacho Center BLDG. TEL : (03) 5641-9651
2-31-1, Nihonbashi-Hamacho FAX : (03) 5641-9713
Chuo-ku, TOKYO 103 JAPAN

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

SINGAPORE

ASTINA ELECTRONIC(S) PTE LTD.

203, Henderson Road TEL: 65-2769997
#12-08 Henderson Industrial Park, FAX: 65-2769996
Singapore 0315

BOSTEX ELECTRONICS PTE LTD.

No.221 Henderson Road TEL: 2765130
#04-06 Henderson Building FAX: 2765132
Singapore 0315

SAMSUNG(THAILAND) CO., LTD.

15th Fl. Sathorn Thani Bldg., TEL: 662-2367642-5
92/40-41 North Sathorn Road FAX: 662-2368049
Bangkok 10500, Thailand

SOUTH-WEST ELECTRONICS PTE LTD.

30 Kallang Pudding Road, TEL: 7431813
#04-04 Valiant Industrial Bldg., FAX: 7471128
Singapore 1334

SYARIKAT SAMSUNG ELECTRONICS(S) PTE LTD.

Suite 9-2, Menara Penang TEL: 229-1670-1
Garden 42A, Jalan Sutan FAX: 229-1678
Ahmad Shah 10050 Penang,
Malaysia

VUTIPONG ELECTRONIC CO., LTD.

51-53 Pahurat Rd, (Banmoh) TEL: 662-2266496-9
Bangkok 10200, Thailand FAX: 662-2240861

YIC SINGAPORE PTE, LTD.

623, Aljunied Road, #06-08 TEL: 65-7490677
Aljunied Industrial Complex, FAX: 65-7477019
Singapore, 1438

SAMSUNG SINGAPORE PTE, LTD.

4, SHENTON WAY, #18-01/10 TEL: 65-5352808
Shingwan House, FAX: 65-2772792
Singapore 0106

WESTECH ELECTRONICS CO., LTD.

77/113, Ladprao SOI 3, TEL: 662-512-2751
Ladyao, Jatujak, Bangkok FAX: 662-512-5531
10900, Thailand

INDIA

COMPONENTS AND SYSTEMS MARKETING ASSOCIATES (INDIA) PVT. LTD.

100, Dadasaheb Phalke Road, TEL: 4114585
Dadar, Bombay 400 FAX: 4112546
014 TLX: 001-4605 PDT IN

TURKEY

ELEKTRO SAN. VE TIC. KOLL STI.

Hasanpasa, Ahmet Rasim TEL: 337-2245
Sok No. 16 Kadikoy Istanbul, FAX: 336-8814
Turkey TLX: 29569 elts tr

CHINA

IBDT(HK) LTD. (SHANGHAI LIAISON OFFICE)

Rm 501, TEL: (021) 4316170
750 Zhao Jia Bang Rang Road, FAX: (021) 4316170
Shanghai, China

KOREA

NAEWAE SEMICONDUCTOR CO., LTD.

Bangbae Center Bldg., TEL: (02)595-1010
875-5, Bangbae-4dong, FAX: (02)595-7888
Seocho-ku, Seoul, Korea

SAMSUNG LIGHT-ELECTRONICS CO., LTD.

4th Fl. Room 2-3, TEL: 718-0045
Electronics Main Bldg., 718-9531-5
16-9, Hankangro-3ka, FAX: 718-9536
Yongsan-ku, Seoul, Korea

NEWCASTLE SEMICONDUCTOR CO., LTD.

4th Fl. Room 410-411, TEL: 718-8531-4
Electronics Main Bldg., FAX: 718-8535
16-9, Hankangro-3ka,
Yongsan-ku, Seoul, Korea

HANKOOK SEMICONDUCTOR & TELECOMMUNICATION CO., LTD.

#302, Monami Bldg., 125-20, TEL: (02)542-4123
Chungdam-dong, Kangnam-ku, FAX: (02)542-2454
Seoul, Korea

SEGYUNG INTERISE CORP.

Dansan Bldg., 301, 7-44 TEL: (02)469-3511
Hwayang-dong, Sungdong-ku, FAX: (02)469-7966
Seoul, Korea

SEGYUNG ELECTRONICS

182-2, Jangsa-dong, TEL: (02)273-6781
Jongro-ku, Seoul, Korea FAX: (02)275-9448
TLX: K24950 SUKSEMT

SAMTEK

3/4 FL. Chungju Bldg., TEL: (02)538-4400
156-16, Samsung-dong, FAX: (02)538-4338-9
Kangnam-ku, Seoul, Korea

SUNIN TRADING CO., LTD.

Sunin Bldg., 7Fl., 16-8, TEL: (02)702-1257-8
Hankangro-2ka, Yongsan-ku, FAX: (02)704-0997
Seoul, Korea

SAMSUNG SEMICONDUCTOR DISTRIBUTORS

ARIZONA

ADDED VALUE (602) 951-9788
 7741 East Gray Road
 Suite 9
 Scottsdale, AZ 85260
 FAX: (602) 951-4182

CALIFORNIA

ADDED VALUE (714) 259-8258
 1582 Parkway Loop
 Unit G
 Tustin, CA 92680
 FAX: (714) 259-0828

ADDED VALUE (619) 558-8890
 5752 Oberlin Drive
 Suite 105
 San Diego, CA 92121
 FAX: (619) 558-3018

ALL AMERICAN (800) 831-8300
 369 Van Ness Way
 Unit 701
 Torrance, CA 90501
 FAX: (213) 320-0240
 (213) 320-7207

ALL AMERICAN (408) 943-1200
 2360 Cume Drive, Suite C
 San Jose, CA 95131
 FAX: (408) 943-1393

ALL AMERICAN (619) 458-5850
 5060 Shoreham Place
 Suite 200
 San Diego, CA 92122
 FAX: (619) 458-5866

I.E.C. (916) 363-6030
 9940 Business Park Drive
 Suite 145
 Sacramento, CA 95827
 FAX: (916) 362-6926

ITT Components (714) 727-4001
 18 Technology Drive
 Irvine, CA 92718
 FAX: (714) 727-2109

ITT Components (408) 453-1404
 1580 Oakland Road
 Suite C102
 San Jose, CA 95131
 FAX: (408) 453-1407

JACO (714) 258-9003
 1541 Parkway Loop
 Suite A
 Tustin, CA 92680
 FAX: (714) 258-1909

JACO (805) 495-9998
 2282 Townsgate Road
 Suite 100
 Westlake Village, CA 91361
 FAX: (800) 266-1282
 (805) 494-3864

JACO (408) 432-9290
 2880 Zanker Road
 Suite 202
 San Jose, CA 95134
 FAX: (408) 432-9298

CANADA

ACTIVE (514) 694-7710
 237 Hymus Boulevard
 Point Claire, Quebec H9R 5C7
 FAX: (514) 697-8112

ACTIVE (604) 324-7500
 100 S.E. Marine Drive
 Vancouver, BC V5X 2S3
 FAX: (604) 324-3100

ACTIVE (416) 367-2911
 100 Lombard Street
 Toronto, Ontario M5C 1M3
 FAX: (416) 367-4706

ACTIVE (514) 731-7441
 5651 Ferrier Street
 Montreal, Quebec H4AP 1N1
 FAX: (514) 731-0129

CANADA (Continued)

ACTIVE (403) 235-5300
 3220 5th Avenue, N.E. Bay 2
 Calgary, Alberta T2A 5N1
 FAX: (403) 248-0750

ACTIVE (204) 786-3075
 106 King Edward St., E
 Winnipeg, Manitoba R3H 0N8
 FAX: (204) 783-8133

ACTIVE (416) 238-8825
 1350 Matheson Blvd, Unit 2
 Mississauga, Ontario L4W 4M1
 FAX: (416) 238-2817

ACTIVE (403) 438-5888
 6029 103rd St.
 Edmonton, Alberta T6H 2H3
 FAX: (403) 434-0812

ACTIVE (418) 682-5775
 1990 Blvd. Charest O.
 Ste-Foy, Quebec G1N 4K8
 FAX: (418) 682-8303

ACTIVE (613) 728-7900
 1023 Merivale Road
 Ottawa, Ontario K1Z 6A6
 FAX: (613) 728-3586

ACTIVE (514) 256-7538
 6080 Metropolitan East
 Montreal, Quebec H1S 1A9
 FAX: (514) 256-4890

COLORADO

ADDED VALUE (303) 422-1701
 4090 Youngfield
 Wheatridge, CO 80033
 FAX: (303) 422-2529

I.E.C. (303) 292-5537
 420 East 58th Avenue
 Denver, CO 80216
 FAX: (303) 292-0114

I.E.C. (303) 292-6121
 5750 North Logan Street
 Denver, CO 80216
 FAX: (303) 297-2053

Q.P.S. (303) 343-9260
 14291 E. 4th Avenue
 Bldg. 7, Unit 208
 Aurora, CO 80011
 FAX: (303) 343-3051

FLORIDA

ALL AMERICAN (305) 621-8282
 16085 NW 52 Avenue
 Miami, FL 33014-9317
 FAX: (305) 620-7831

ALL AMERICAN (800) 327-6237
 5009 Hiatus Road
 Sunrise, FL 33351
 FAX: (305) 749-9229

JACO (407) 241-7943
 1060 Holland Drive
 Suite 3K
 Boca Raton, FL 33487
 FAX: (407) 241-7950

RM ELECTRONICS (407) 767-8005
 581 East St. Rte. 434
 Longwood, FL 32750
 FAX: (407) 767-8165

ILLINOIS

I.E.C. (708) 843-2040
 2200 N. Stronington Ave.,
 Suite 210
 Hoffman Estates, IL 60195
 FAX: (708) 843-2320

QPS (708) 884-6620
 101 E. Commerce Dr.
 Schaumburg, IL 60173
 FAX: (708) 884-7573

INDIANA

RM ELECTRONICS
1329 W. 96th Street
Suite 10
Indianapolis, IN 46260

(317) 580-9999
FAX: (317) 580-9615

MARYLAND

ALL AMERICAN
14636 Rothgeb Dr.
Rockville, MD 20850
JACO
Rivers Center
10270 Old Columbia Road
Columbia, MD 21046

(301) 251-1205
FAX: (301) 251-8574

(410) 995-6620
FAX: (410) 995-6032

MASSACHUSETTS

ALL AMERICAN
107 Audubon Road
Suite 104
Wakefield, MA 01880

(617) 246-2300
FAX: (617) 246-2305

JACO
1053 East Street.
Tewksbury, MA 01876

(508) 640-0010
FAX: (508) 640-0755

MICHIGAN

RM ELECTRONICS
4310 Roger B. Chaffee Drive
Grand Rapids, MI 49508

(616) 531-9300
FAX: (616) 531-2990

MINNESOTA

ALL AMERICAN
11409 Valley View Road
Eden Prairie, MN 55344

(612) 944-2151
FAX: (612) 944-9803

NEW YORK

ALL AMERICAN
711-2 Koehler Ave.
Ronkonkoma, NY 11779
CAM/RPC
200 Buell Rd.
Rochester, NY 14624
JACO
145 Oser Avenue
Hauppauge, NY 11788

(516) 981-3935
FAX: (516) 981-3947

(716) 436-5070
FAX: (716) 436-5093

(516)-273-5500
FAX: (516) 273-5506

NORTH CAROLINA

JACO
5206 Greens Dairy Road
Raleigh, NC 27604

(919) 876-7767
FAX: (919) 876-6964

OHIO

CAM/RPC
749 Miner Road
Cleveland, OH 44143
CAM/RPC
733 H. Lakeview Plaza Rd.
Worthington, OH 43085

(216) 461-4700
FAX: (216) 461-4329

(614) 888-7777
FAX: (614) 888-9779

OREGON

I.E.C.
6850 S.W. 105th Ave.
Suite B
Beaverton, Oregon 97005

(503) 641-1690
FAX: (503) 646-3737

PENNSYLVANIA

CAM/RPC
620 Alpha Drive
Pittsburgh, PA 15238

(412) 782-3770
FAX: (412) 963-6210

TEXAS

ALL AMERICAN
1819 Firman Drive
Suite 127
Richardson, TX 75081

(214) 231-5300
FAX: (214) 437-0353

JACO
1209 N. Glenville Drive
Richardson, TX 75081

(214) 234-5565
FAX: (214) 238-7066

JACO
10707 Corporate Drive
Suite 124
Stafford, TX 77477

(713) 240-2255
FAX: (713) 240-6988

JACO
2120-A Braker Lane
Austin, TX 78758

(512) 835-0220
FAX: (512) 339-9252

UTAH

ADDED VALUE
1836 Parkway Blvd.
West Valley City, UT 84119

(801) 975-9500
FAX: (801) 977-0245

ALL AMERICAN
4455 South - 700 East
Suite 301

(801) 261-4210
FAX: (801) 261-3885

I.E.C.
2117 South 3600 West
W. Valley City, UT 84119

(801) 977-9750
FAX: (802) 975-1207

WASHINGTON


I.E.C.
1750 124th Avenue, N.E.
Bellevue, WA 98005

(206) 455-2727
FAX: (206) 453-2963

• • • • •





NOTES



NOTES

A large, empty rectangular box with a thin black border, occupying most of the page below the 'NOTES' header. It is intended for handwritten notes.





HEAD OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA
TEL: 82-2-3470-7000
FAX: 82-2-3470-1100

**ASIA BUSINESS
DEVELOPMENT DIVISION**

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA

HEAD OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA

HEAD OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA

HEAD OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA

HEAD OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA

HEAD OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA

HEAD OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA

HEAD OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA

HEAD OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA

HEAD OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA

HEAD OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA

HEAD OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA

HEAD OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA

HEAD OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA

SAMSUNG ELECTRONICS CO., LTD.

ASIA OFFICE

101 ST. SAMSUNG MAIN BLDG.
370 CHA TREPUNG-RO,
SEOCHONG, SEOUL, KOREA
SINGAPORE 0106
TEL: 65-434-7000
FAX: 65-434-7001

SAMSUNG ELECTRONICS CO., LTD.

ASIA OFFICE

SHERATON HUARNG HOTEL,
1200 BAOXIBELU, SHANGHAI
200030, CHINA
TEL: 86(21)439-0707
FAX: 86(21)439-3798

